期刊文献+

硬件电路HDL设计模块的网络化测试

Testing the HDL Design of Hardware Circuit in the Network Environment
下载PDF
导出
摘要 硬件电路设计的验证工作是设计的重要一环,通过高级语言来编写测试模块,可显著地提升测试验证的效率。Python丰富的代码库,与其它语言的接口多等特点,使得通过Python这一高级语言进行硬件电路设计的验证工作变得更重要,测试工作的可重用性明显提高。本文提供了一种全Python的网络测试环境方案,它以DjangoWeb服务框架为基础,测试核心是Cocotb协同测试环境,只需要少量的代码就能完成网络测试系统的建设。通过测试用例说明了建立和运行的一般过程。 The verification of hardware circuit design is an important part of the design. The efficiency of test verification can be significantly improved by writing test module with high-level language. Python is rich in code libraries and has many interfaces with other languages, which makes the verification of hardware circuit design more important and the reusability of test significantly improved. This paper provides a network test environment scheme of all python, which is based on Django web service framework. The core of the test is cocotb collaborative test environment. It only needs a small amount of code to complete the construction of network test system. The general process of establishment and operation is illustrated by test cases.
作者 李长春 Li Changchun(Balinyouqi State Owned Capital Operation Co.,Ltd.,Chifeng Inner Mongolia,025150)
出处 《电子测试》 2020年第5期82-84,共3页 Electronic Test
关键词 HDL电路 网络化 PYTHON HDL circuit networking Python
  • 相关文献

参考文献8

二级参考文献27

  • 1罗霄,任勇,山秀明.基于Python的混合语言编程及其实现[J].计算机应用与软件,2004,21(12):17-18. 被引量:63
  • 2安建峰,樊晓桠,张盛兵,张山刚.龙腾C1微处理器的功能验证[J].计算机工程与应用,2005,41(24):123-124. 被引量:4
  • 3张珩,沈海华.龙芯2号微处理器的功能验证[J].计算机研究与发展,2006,43(6):974-979. 被引量:26
  • 4李迎辉.Python开发Rails框架——Django框架介绍[J].程序员,2006(11):107-110. 被引量:7
  • 5Allan A, et al. 2001 technology roadmap for semiconductors[J]. Computer, 2002, 35(1): 42~53.
  • 6West B G. Accuracy requirements in at-speed functional test[A]. In: Proceedings of International Test Conference, Atlantic City, NJ, 1999. 780~787.
  • 7Krstic A, Liou J, Cheng K T, et al. On structural vs.functional testing for delay faults [A]. In: Proceedings of International Symposium on Quality Electronic Design, San Jose, California, 2003. 438~441.
  • 8Rurino J. Test economics in the 21 century [J]. IEEE Design & Test of Computer, 1997, 13(5): 41~44.
  • 9Huss S D, Gyurcsik R S. Optimal ordering of analog integrated circuit test to minimize test time [A]. In: Proceedings of Design Automation Conference, San Francisco, California, 1991. 494~ 499.
  • 10Milor L, Vincentelli A L S. Minimizing production test time to detect faults in analog circuits [J]. IEEE Transactions on Computer Aided Design, 1994, 13(6): 796~813.

共引文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部