期刊文献+

面向军用电子系统的高性能高可靠处理器设计技术 被引量:2

High-Performance and reliable processor design technology for military electronic system
下载PDF
导出
摘要 随着军用电子系统的信息化、智能化、集成化水平不断提升,其所需实现的任务种类和数量越来越多,其所处作战环境也越来越复杂,使得其对高性能高可靠处理器的需求越来越迫切.针对军用电子系统对处理器的高性能应用需求,本文运用双发射指令执行技术、分支预测优化技术以及紧耦合的片上存储管理技术等提升处理器的指令执行效率;针对军用电子系统对处理器的高可靠应用需求,本文应用基于锁步结构的指令恢复技术来提高处理器的容错能力,并采用ECC校验技术和冗余备份技术来提高片上存储系统的纠检错能力和可靠性水平.最终,实现了一款性能达到2 DMIPS/MHz、主频达到300 MHz的面向军用电子系统高性能高可靠处理器. With the development of the military electronic system information intelligence integration level,it needs to realize more and more kinds of tasks in more and more complex environment,which increases the requirements for High-Performance and High-reliable Processor.In order to meet the high performance application of processor in military electronic system,Dual-issue instruction execution technology,Branch prediction optimization technology,and TCM memory Management technology is used in this paper.For the high reliable using,lock-step instruction recovery technology is used in this paper for increasing the fault-tolerance of CPU.Also,ECC and redundant backup technology is used to improving the correction capability and reliability.Finally,an high-performance and reliable processor is fabricated on 90 nm,which main frequency reaches 300 MHz,2.0 D MIPS/MHz.
作者 张海金 苏若皓 崔媛媛 娄冕 刘思源 郭娜娜 ZHANG Hai-jin;SU Ruo-hao;CUI Yuan-yuan;LOU Mian;LIU Si-yuan;GUO Na-na(Xi'an Microelectronics Technologylnst让ute,Xi'an 710054,China)
出处 《微电子学与计算机》 北大核心 2020年第3期66-70,共5页 Microelectronics & Computer
关键词 双发射 紧耦合存储管理 锁步控制 ECC校验 dual-issue TCM lock-step ECC
  • 相关文献

参考文献2

二级参考文献42

  • 1江建慧,员春欣.芯片级系统的在线测试技术[J].计算机研究与发展,2004,41(9):1593-1603. 被引量:2
  • 2Fu Zhongchuan,Chen Hongsong,Cui Gang.MICROTHREAD BASED (MTB) COARSE GRAINED FAULT TOLERANCE SUPERSCALAR PROCESSOR ARCHITECTURE[J].Journal of Electronics(China),2006,23(3):461-466. 被引量:3
  • 3Premkishore Shivakumar,Michael Kistler,Stephen W Keckler,et al.Modeling the effect of technology trends on the soft error rate of combinational logic[C].2002 Int'l Conf on Dependable Systems and Networks,Bethesda,USA,2002
  • 4P P Shirvani,E J McCluskey.PADded cache:A new fault tolerance technique for cache memories[C].IEEE 17th VLSI Test Symposium,San Diego,1999
  • 5M Rebaudengo,M Sonza Reorda,M Violante.An accurate analysis of the effects of soft errors in the instruction and data caches of a pipelined microprocessor[C].Design Automation and Test in Europe Conference and Exhibition,Munich,Germany,2003
  • 6Shubhendu S Mukherjee,Joel Emer,Tryggve Fossum,et al.Cache scrubbing in microprocessors:Myth or necessity[C].The 10th Int'l Symp on Pacific Rim Dependable Computing (PRDC),Papeete,2004
  • 7B Nicolescu,P Peronnard,R Velazco,et al.Efficiency of transient bit-flips detection by software means:A complete study[C].The 18th IEEE Int'l Symp on Defect and Fault Tolerance in VLSI Systems (DFT'03),Cambridge,2003
  • 8A Avizienis.The N-version approach to fault-tolerant software[J].IEEE Trans on Software Engineering,1985,11(12):1491-1501
  • 9Z Alkhalifa,V S S Nair,N Krishnamurthy,et al.Design and evaluation of system level checks for on-line control flow error detection[J].IEEE Trans on Parallel and Distributed Systems,1999,10(6):627-641
  • 10B Nicolescu,R Velazco.Detecting soft errors by a purely software approach:method,tools and experimental results[C].Design Automation and Testing in Europe (DATE 2003).Messe Munich,Germany,2003

共引文献37

同被引文献14

引证文献2

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部