期刊文献+

用于高精度图像传感器的锁相环

A Phase-Locked Loop for High-Precision Image Sensors
下载PDF
导出
摘要 为了提高图像传感器的探测精度,给像素中的传输管提供高精度时钟信号,设计了一款可编程式电荷泵锁相环(Phase-Locked Loop,PLL)模块。该模块使用分频器以输出可调控频率的时钟,增加了复用性;在电荷泵中加入单位增益放大器以消除毛刺,增大了锁相环精度;同时给出了针对整个模块的相位噪声分析。仿真结果表明,当输出200 MHz时钟时,信号的时钟抖动为28 ps,电路工作在1.5 V电压下的功耗<2 mW。该模块已用于一款高精度图像传感器中,在0.11μm CMOS工艺下进行了流片,测试结果表明其可以实现50 MHz到200 MHz的高精度时钟输出,满足了芯片对于时钟的需求。 In order to increase the detection accuracy image sensor and provide high-precision clock signal to the transmission tube in the pixel,a programmable charge pump phase-locked loop(PLL)module is designed.The module uses a frequency divider to output a clock with adjustable frequency,which increases reusability.A unity gain amplifier is added to the charge pump to eliminate glitch and increase the accuracy of the phase-locked loop.The analysis of phase noise is given for the entire module.The simulation results show that when the module outputs 200 MHz clock,the clock jitter of the signal is 28ps.The power consumption of the circuit operates at 1.5 V<2 mW.And the module has been used in a high-precision image sensor,and the flow is performed in 0.11μm CMOS process.The test results show that it can achieve high-precision clock output from 50 MHz to 200 MHz,which satisfies the chip’s demand for clock.
作者 李嘉文 徐江涛 聂凯明 LI Jiawen;XU Jiangtao;NIE Kaiming(School of Microelectronics,Tianjin Key Laboratory of Imaging and Sensing Microelectronic Technology,Tianjin University,Tianjin 300072,China)
出处 《传感技术学报》 CAS CSCD 北大核心 2020年第3期410-414,442,共6页 Chinese Journal of Sensors and Actuators
关键词 ToF图像传感器 锁相环模块 电荷泵 低噪声 ToF image sensor phase-locked loop charge pump low noise
  • 相关文献

参考文献2

二级参考文献8

  • 1孙振国,何乐年,温显光,严晓浪.一种新型的用于高速串行接口电路的单片锁相环电路设计[J].电路与系统学报,2006,11(2):42-45. 被引量:2
  • 2乔建社,周旭东.CCD相机的锁相设计[J].半导体光电,2006,27(4):475-477. 被引量:3
  • 3BestRE.锁相环设计、仿真与应用[M].第5版.李永明译.北京:清华大学出版社,2007.
  • 4Sogo K,Toya A,Kikkawa T. A Ring-VCO-Based Sub Sampling PLI. CMOS Circuit with -- 119 dBc/Hz Phase Noise and 0. 73 ps Jitter[C]// IEEE Proe. the ESSCIRC (ESSCIRC), 2012 : 253-256.
  • 5Singh G S,Singh D, Moorthi S. Low power low jitter phase locked loop for high speed clock generation [C]// 2012 Asia Pacific Conf. Postgraduate Research in Microeleetronics and Electronics, 2012 : 192-196.
  • 6Liao Tewen,Su Junren, Hung Chungchih. Ring-VCO based low noise and low spur frequency synthesizer [J]]. IEEE J. Solid State Circuits, 2013(40)=1861- 1864.
  • 7Zheng Sijie,He Lili. The mixed-signal design of PLL with CMOS technology[C]// IEEE Inter. Conf. on Solid-State and Integrated Circuit Technol. , 2007:359- 362.
  • 8阳怡伟,张靖,吴治军,刘昌举,熊平.一种用于CMOS图像传感器的锁相环设计[J].半导体光电,2015,36(2):322-326. 被引量:5

共引文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部