期刊文献+

GaAs HBT中测信号防护处理

Protection Processing of CP Signal in GaAs HBT
下载PDF
导出
摘要 在集成电路前段代工厂制作完成后,为确保出货电性及封装良率,客户会要求出货前对器件进行电性及可靠度测试。由于HBT砷化镓芯片高集成度及高频等因素,在中测时存在振荡与干扰,无法得到真实的电性良率,而且不同于手动探针台每次只测试单一测试项,中测要对晶粒同时进行所有电性测试,进一步造成电性良率失真。针对此问题,对中测探针卡进行改良,通过比较TaN片电阻均匀性与手动探针台测量结果,以及观察电流值的高斯分布,证实中测结果的合理性。结果表明,对探针卡进行电磁屏蔽及电路匹配后,改善前后电性良率有显著提升,能满足快速且准确的检测目的。 After the production of the previous generation of integrated circuits is completed,customers will require the electrical property and reliability test of the devices before shipment to ensure the electrical property and packaging yield.Due to factors such as high integration and high frequency of HBT GaAs chip,there is oscillation and interference during the CP test,which can not obtain the real electrical yield.Moreover,unlike manual probe station which only tests a single test item at a time,the CP test needs to perform all electrical tests on the crystal grains at the same time,further causing electrical yield distortion.In order to solve this problem,the probe card under test was improved.The rationality of the test result was verified by comparing the uniformity of TaN sheet resistance with manual probe station measurement results and observing the Gaussian distribution of current values.The results show that after electromagnetic shielding and circuit matching are carried out on the probe card,the electrical yield before and after improvement is significantly improved,and the rapid and accurate detection purpose can be satisfied.
作者 肖宗勇 陈剑平 陈燕玲 徐智文 XIAO Zongyong;CHEN Jianping;CHEN Yanling;HSU Chihwen(Unicompound Semiconductor Co,Putian Fujian 351115,China)
出处 《微处理机》 2020年第2期10-14,共5页 Microprocessors
关键词 HBT器件 砷化镓 中测 探针卡 干扰 振荡 HBT GaAs Circuit probing Probe card Interference Oscillation
  • 相关文献

参考文献2

二级参考文献9

  • 1Fischer Martin. Concurrent Test - A Breakthrough Approach for Test Cost Reduction [ C ]. Semicon Europe, orIT'AWA : Business Services Industry ,2000.
  • 2S Venkatraman, S Seth, P Agrawal. Parallel test generation with low communication overhead [ C ]. 8th International Conference on VLSI Design, New Delhi, India: IEEE Computer Society, 1995.
  • 3Keith B Schaub, Joe Kelly. Production Testing of RF and System - on - a - Chip Devices for Wireless Communications [ M ]. London : Artech House, Inc. , 2004.
  • 4Ingo Wahl, Leo Di Bello. Speeding up Test Programs on J750 [ J/OL]. Teradyne Users Group Proceeding, 2000. https ://ebusiness. teradyne, com/eknowledge/.
  • 5肖明清,夏锐.并行测试技术的现状及其发展趋势[C].西安:中国计算机自动测量与控制技术协会,2006.
  • 6Jochen Rivoir. Parallel Test Reduces Cost of Test More Effectively Than Just A Cheap Tester [ C ]. Electronics Manufacturing Technology Symposium, Montreal: IEEE/ CPMT/SEMI 29th International 2004.
  • 7Newsom, Tom. SOC Test Challenges for the New Millen- nium [ C ]. IEEE International Test Conference, Baltimore : IEEE Computer Society, 2001.
  • 8Lowery III, Edwin. Integrated Cellular Transceivers: Challenging Traditional Test Philosophies [ C ]. International Electronics Manu - facturing Technology Conference, San Francisco,2003.
  • 9许明,胡雷刚,周越文.并行测试任务可并行性分析研究[J].计算机工程,2009,35(4):56-57. 被引量:6

共引文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部