期刊文献+

集成电路老化及老化检测技术研究 被引量:1

Research on IC Aging and Aging Detection Technology
下载PDF
导出
摘要 数字集成电路老化会对电路的稳定性与可靠性造成一定的影响,甚至会对电路的安全性造成一定的威胁。针对此问题,对集成电路老化的概念进行了解释,分析了集成电路老化的影响因素,研究了数字集成电路两种常用的老化测试技术,即老化检测技术与老化预测技术,并对两种技术进行了对比分析,根据数字集成电路具体情况的不同,运用不同的检测技术。对集成电路老化问题的有效预防与处理提供了有效的帮助与参考。 Aging of digital integrated circuits will affect the stability and reliability of circuits to some extent,and even threaten the safety of circuits.Aiming at this problem,the concept of IC aging is explained,the influencing factors of IC aging are analyzed,two commonly used aging testing technologies of digital IC,namely aging detection technology and aging prediction technology,are studied,and the two technologies are compared and analyzed,and different testing technologies are applied according to the specific conditions of digital IC.It provides effective help and reference for the effective prevention and treatment of integrated circuit aging.
作者 费跃哲 FEI Yuezhe(The 47th Institute of China Electronics Technology Group Corporation,Shenyang 110032,China)
出处 《微处理机》 2020年第2期22-25,共4页 Microprocessors
关键词 集成电路老化 老化检测 老化预测 IC Aging Aging detection Aging prediction
  • 相关文献

参考文献8

二级参考文献60

  • 1温平平,焦慧芳,贾新章,罗雯,王群勇,魏建中.VLSI老化筛选试验技术的挑战[J].电子产品可靠性与环境试验,2004,22(5):21-25. 被引量:5
  • 2郑华宇.关于集成电路插座[J].机电元件,1995,15(2):62-66. 被引量:3
  • 3贾建革,段新安,李咏雪.VLSI超大规模集成电路测试和验证的发展趋势[J].中国测试技术,2005,31(6):94-96. 被引量:5
  • 4胡庆武,崔贤玉.基于ARM的嵌入式系统BootLoader的编译与启动分析[J].科学技术与工程,2007,7(14):3571-3574. 被引量:3
  • 5Borkar S. Design challenges of technology scaiing [J]. IEEE Micro, 1999, 19(4): 23-29.
  • 6Wang W P, Yang S Q, Bhardwaj S, et al. The impact of NBTI on the performance of combinational and sequential circuits [C] //Proceedings of Design Automation Conference. Washington D C: IEEE Computer Society Press, 2007: 364- 369.
  • 7Wang W P, Wei Z L, Yang S Q, etal. An efficient method to identify critical gates under circuit aging [C] //Proceedings of International Conference on Computer-Aided Design. Washington D C.. IEEE Computer Society Press, 2007: 735- 740.
  • 8Kimizuka N, Yamamoto T, Mogami T, et al. The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling [C] //Proceedings of VLSI Technology. Washington D C: IEEE Computer Society Press, 1999:73-74.
  • 9Bhardwaj S, Wang W P, Vattikonda R, et al. Predictive modeling of the NBTI effect for reliable design [C] // Proceedings of IEEE Custom Integrated Circuits Conference. Washington D C: IEEE Computer Society Press, 2006: 189- 192.
  • 10Vattikonda R, Wang W P, Cao Y. Modeling and minimization of PMOS NBTI effect for robust nanometer design [C] // Proceedings of Design Automation Conference. Washington D C: IEEE Computer Society Press, 2006:1047-1052.

共引文献31

同被引文献14

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部