期刊文献+

高速PCB中差分过孔分析与优化 被引量:12

Analysis and optimization of differential vias in high-speed PCB
下载PDF
导出
摘要 信号完整性在高频高速电路中十分重要,差分过孔的不连续性会严重影响到信号的完整性,针对高速印制电路板(printed circuit board,PCB)中差分信号与共模信号对差分过孔的低反射、高传输和阻抗稳定的设计要求,首先建立差分过孔的等效物理模型与电路模型进行差分过孔的差分信号与共模信号的性能分析;然后在PCB层叠结构和布线模式设计的基础上运用三维电磁仿真软件HFSS设置不同的过孔中心距、反焊盘直径及地过孔数量,对差分过孔的时域阻抗、回波损耗、插入损耗进行仿真与分析,并利用S参数与时域内阻抗变化,分析过孔的差分性能和共模性能;最后通过仿真结果分析,得出过孔中心距38 mils(1 mil=0.025 4 mm)、反焊盘直径32 mils及使用双过孔地过孔的设置使差分信号和共模信号的性能最优,提出优化了差分过孔的性能的新思路,为高速差分过孔设计提供参考。 Signal integrity is important in high-frequency and high-speed circuits. The discontinuity of differential vias seriously affects signal integrity. According to the design requirements for low-reflection, high-transmission and impedance-stabilization of differential vias for differential and common-mode signals in high-speed printed circuit boards(PCB), firstly, the equivalent physical model and the circuit model of the differential vias are established to analyze the differential signal and the common mode signal of the differential vias. Then, based on the PCB stack structure and wiring pattern design, three-dimensional electromagnetic simulation software HFSS is used to set different vias center distance, anti-pad diameter and ground vias number. Time domain impedance, return loss, and insertion loss of differential vias are simulated and analyzed. Besides, S-parameters and impedance changes in the time domain are used to analyze the differential performance and common-mode performance of vias. Finally, through the simulation results, it is found that the center of the vias hole is 38 mils(1 mil=0.025 4 mm), the anti-pad diameter is 32 mils, and the set of double vias and ground vias optimizes the performance of differential signals and common mode signals. This paper presents a new idea for optimizing the performance of differential vias and provides a reference for high-speed differential vias design.
作者 严冬 张盈利 陈杨杨 贺开俊 黄守乾 Yan Dong;Zhang Yingli;Chen Yangyang;He Kaijun;Huang Shouqian(School of Automation,Chongqing University of Posts and Telecommunications,Chongqing 400065,China)
出处 《电子测量与仪器学报》 CSCD 北大核心 2020年第1期90-96,共7页 Journal of Electronic Measurement and Instrumentation
基金 国家重点研发计划课题(2017YFB1303704) 重庆市技术创新与应用示范专项(cstc2018jszx-cyztzxX0028)资助。
关键词 高速PCB 差分过孔 信号完整性 等效模型 差分性能 共模性能 high-speed PCB differential vias signal integrity equivalent model differential performance common-mode performance
  • 相关文献

参考文献10

二级参考文献85

  • 1何山,马中.CPCI总线的信号完整性分析[J].计算机与数字工程,2006,34(8):41-45. 被引量:2
  • 2张格子,金丽花.高速差分过孔的仿真分析[J].信息技术,2007,31(5):99-101. 被引量:9
  • 3YUAN W L, KUAH H P, WANG C K. High-speed differential interconnection design for flip-chip BGA packages [C] //2006 Elec Packag Technol Conf. Singapore. 2006: 76-81.
  • 4YUAN W L, KUAH H P, WANG C K. Electrical analysis and design of differential pairs used in high- speed flip-chip BGA packages [C] // 17th Int Zurich Symp Elec Compatibility. Singapore. 2006 : 578-581.
  • 5CHIU C, DING H. High-frequency characterization of differential signals in a flip-chip organic package [C] // Elec Compon Technol Conf. Las Vegas, NA, USA. 2004: 1796-1801.
  • 6HALL S H, HALL G W, MCCALL J A. High-speed digital system design - a handbook of interconnect theory and design practices [M]. New York: John Wiley & Sons, 2000.
  • 7Via optimization techniques for high-speed channel designs [EB/OL]. http://www, altera, corn/literature/ an/an529, pdf, 2008.
  • 8BOCKELMAN D E, EISENSTADT W R. Combined differential and common-mode scattering parameters: theory and simulation [J]. IEEE Trans Microw Theo Teehnol, 1995, 43(7): 1530-1539.
  • 9斯瓦米纳坦,恩金.芯片及系统的电源完整性建模与设计[M].培生教育出版集团,李玉山,张木水,等译.北京:电子工业出版社,2009:56-113.
  • 10ERICB.信号完整性分析[M].李玉山,李丽平,译.北京:电子工业出版社,2005.

共引文献71

同被引文献67

引证文献12

二级引证文献17

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部