期刊文献+

基于Cascode级间匹配的多频段LNA设计 被引量:1

A Multi-Band Cascode LNA with Inter-Stage Matching Network
下载PDF
导出
摘要 提出了一种Cascode级间匹配电路,能够优化Cascode放大器的噪声系数、增益及高频稳定性。应用该电路,设计了一款多频段射频低噪声放大器(LNA)。采用0.25μm GaAs工艺进行实现,输入、输出阻抗匹配网络采用片外元件。测试结果表明,通过重配置片外元件的参数,该LNA可工作于0.7~1.1 GHz、1.6~2.1 GHz、2.3~2.8 GHz这三个频段,增益分别为25±2 dB、19.5±0.5 dB和18±1 dB,噪声系数分别低于0.6 dB、0.7 dB和0.9 dB,OIP3均大于30 dBm。该LNA对于GSM/WCDMA/LTE通信基站以及L/S频段接收机等设备具有一定的应用价值。 An inter-stage matching circuit for cascode structure was proposed, which could enhance cascode amplifier’s noise performance, gain and high frequency stability. Applying the circuit, a low noise amplifier(LNA) was designed and implemented in a 0.25 μm GaAs process with input/output matching networks achieved off-chip. Through reconfiguring components of input/output matching networks, the proposed LNA could be used in the three frequency bands of 0.7~1.1 GHz, 1.6~2.1 GHz and 2.3~2.8 GHz. Measurement results showed that the LNA had a gain of 25±2 dB, 19.5±0.5 dB and 18±1 dB respectively in the three frequency bands mentioned above, with a noise figure less than 0.6 dB, 0.7 dB and 0.9 dB respectively. And the LNA’s OIP3 s were larger than 30 dBm in the all three frequency bands. Therefore, the LNA possessed an application prospect for GSM/WCDMA/LTE base stations and L/S band receivers.
作者 陈福栈 甘业兵 乐建连 叶甜春 CHEN Fuzhan;GAN Yebing;LE Jianlian;YE Tianchun(Institute of Microelec.,Chinese AcademyofSci.,Beijing 100029,P.R.China;Univ.of Chinese AcademyofSci.,Beijing 100049,P.R.China;Hangzhou Zhongke Microelectronics Co.,Ltd.,Hangzhou 310053,P.R.China)
出处 《微电子学》 CAS 北大核心 2020年第2期153-158,共6页 Microelectronics
关键词 低噪声放大器 CASCODE 级间匹配 高频稳定性 low noise amplifier cascode inter-stage matching high frequency stability
  • 相关文献

参考文献3

二级参考文献32

  • 1迟保勇,余志平,石秉学.CMOS射频集成电路分析与设计[M].北京:清华大学出版社,2006.
  • 2LEETH.CMOS射频集成电路设计[M].余志平,周润德,等译.第二版.北京:电子工业出版社,2006:280-295.
  • 3Goo J S,Ahn H T,Ladwig D J,et al.A noise optimization technique for integrated low noise amplifiers[J].IEEE Journal of Solid State Circuits,2002,37(8):994-1002.
  • 4Shaeffer D K,Lee T H.A 1.5 V 1.5 GHz CMOS low noise amplifier[J].IEEE Journal of Solid State Circuits,1997,32(5):745-759.
  • 5Ismail A,Abidi A.A 3 to 10 GHz LNA using a wideband LC-ladder matching network[J].IEEE Journal of Solid State Circuits,2004,39(12):2269-2277.
  • 6Shameli A,Heydari P.Ultra-low power RFIC design using moderately inverted MOSFETs’:an analytical/experimental study[C]//Proceedings of the IEEE Radio Frequency Integrated Circuits Symposium(RFIC’06),2006.
  • 7Zhang C,Huang D Q,Lou D W.Optimizations of cascode MOS low noise amplifier using inter-stage matching network[C]//IEEE Conf Elec Dev and Sol Sta Circ,Hong Kong,China,2003:465-468.
  • 8Mou S X,Ma J G,Seng Y K,et al.A modified architecture used for input matching in CMOS low noise amplifiers[J].IEEE Transactions on Circuits and Systems,2005,52(11):784-788.
  • 9Radic J,Djugova A.Videnovic-Misic M.A 2.4 GHz highgain low noise amplifier[C]//International Symposium on Signals,Circuits and Systems.Iasi:IEEE,2009:1-4.
  • 10Li X,Shekhar S,Allstot D J.Gm-boosted common-gate LNA and differential colpitts VCO/QVCO in 0.18μm CMOS[J].IEEE Journal of Solid-State Circuits,2005,40(12):2609-2619.

共引文献2

同被引文献1

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部