1Suresh D, Najjar W, Vahid F, et al. Profiling tools for hardware/ software partitioning of embedded applications [ C ]// Proceedings of the ACM SIGPLAN Conference on Language, Compiler, and Tool for Embedded Systems, San Diego, USA. 2003 : 189 - 198.
2Cardoso P, Diniz C, Weinhardt M. Compiling for reconfigurable computing: a survey [ J]. ACM Computing Surveys, 2010, 42(4): 1 -65.
3Yoon J, Shrivastava A, Park S, et al. SPKM: A novel graph drawing based algorithm for application mapping onto coarsegrained reconfigurable architectures [C]//Proceedings of the Asia South Pacific Design Automation Conference, Seoul, Korea: 2008:776 -782.
4Joao M, Cardoso P. Dynamic Loop pipelining in data-driven architectures [ C ]//Proceedings of the 2nd Conference on Computing Frontiers, New York, NY, USA,2005 : 106 - 115.
5Kim Y, Mahapatra R. Hierarchical reconfigurable computing arrays for efficient CGRA-based embedded systems [ C ]//Proceedings of the 46th Annual Design Automation Conference, San Francisco, USA,2009:826 - 831.
6Balasa F, Zhu H, Luican I. Computation of storage requirements for multi-dimensional signal processing applications [ J ]. IEEE Transactions on Very Large Scale Integration Systems, 2007, 15 (4) : 447 -460.
7LooPo - Loop parallelization in the polytope model [ EB/OL ]. University of Passau, 2012. [ 2012 - 5 - 2 ] http ://www. fmi. uni-passau. de/loopo.
8ZHAO P, LI S K, WANG D W, et al. A new application feature analysis approach for system-on-chip hardware/software partitioning[C]//Proceedings of the International Congress on Image and Signal Processing, Sanya, China. 2008 : 630 - 634.
9Bastoul C. Code generation in the polyhedral model is easier than you think [ C ]//Proceedings of the IEEE International Conference on Parallel Architecture and Compilation Techniques, Washington, DC, USA,2004 : 7 - 16.
