期刊文献+

NVM+DRAM混合内存架构下的连接算法优化 被引量:2

Optimizing Join Algorithms for NVM+DRAM-Based Hybrid Memory Architecture
下载PDF
导出
摘要 非易失性内存(Non-Volatile Memory,NVM)具有按字节存取、非易失、存储密度高、能耗低等优点,因此被认为是替代DRAM的下一代内存技术.虽然目前NVM的存取速度远高于闪存,但还低于DRAM,并且还存在着读写不均衡等问题.因此,综合内存性能、存储密度、非易失性等因素,构建基于NVM和DRAM的混合内存系统是未来若干年内的可行方案.本论文以NVM+DRAM混合内存架构为基础,研究了混合内存架构下传统数据库磁盘连接算法的优化方法.由于传统的连接算法在混合内存架构和纯DRAM架构下的I/O代价相同,因此我们的主要目标是优化内存代价.在传统的磁盘连接算法中,中间过程产生的数据结构的读写次数存在着较大差别.如果将连接过程的中间数据结构以合适的策略存放在混合内存中,则有望降低连接算法的内存代价.基于这一思路,论文首先给出了一个形式化的数据结构(映像)部署模型,分析了连接算法内存代价的上下界及其成立条件并给出了证明,进而给出了基于最优部署模型的连接算法优化设计.最后,论文实现了4种连接算法,包括嵌套循环连接、排序连接、散列连接等3种经典连接算法以及面向内存数据库的虚拟分区连接算法,并对比了最优映像部署模型、最差映像部署模型和随机映像部署模型下各个连接算法的性能.实验结果证明,最优映像部署模型能显著提升4种连接算法在混合内存架构下的时间性能,并显著减少了NVM写总数. Non-Volatile Memory(NVM)has been regarded as the main alternative of next main memory technologies to replace DRAM,due to its advantages of byte addressability,non-volatility,high density,and low power consumption.Although NVM is currently faster than flash memory,it has higher access latency than DRAM.In addition,the read/write latency of NVM is unbalanced.Therefore,considering all factors involving memory performance,storage density,and non-volatility,it is a feasible solution to construct a hybrid memory system based on NVM and DRAM.Based on such hybrid memory architecture,this paper investigates the optimization of join algorithms on the hybrid memory.As a specific join algorithm has the same I/O cost when running on the hybrid memory and the DRAM-only architecture,we focus on the reduction of memory cost.We noticed that the intermediate data structures of a join algorithm have different read/write operations.Thus,we can reduce memory cost of join algorithms on the hybrid memory by designing an appropriate way to place intermediate data structures on NVM or DRAM.Following this idea,we propose a formal Data Structure Placement Model(DSPM)to address this problem.We analyze the upper bound and lower bound of the memory cost and corresponding conditions,and present proofs.Then,we propose optimizations of join algorithms based on the optimal DSPM model.Finally,we implement four join algorithms including three traditional join algorithms(nested loops join,sort join,and hash join)and the virtual partition join for in-memory databases.We conduct comparative experiments to verify performance of the optimal DSPM model,the worst DSPM model,and the ransom DSPM model on the four join algorithms.The experimental results show that the optimal DSPM model can significantly improve the time performance and reduce NVM writes when integrated with the four join algorithms on the hybrid memory architecture.
作者 罗永平 金培权 LUO Yong-Ping;JIN Pei-Quan(School of Computer Science and Technology,University of Science and Technology of China,Hefei 230027;Key Laboratory of Electromagnetic Space Information,Chinese Academy of Sciences,Hefei 230027)
出处 《计算机学报》 EI CSCD 北大核心 2020年第6期1069-1085,共17页 Chinese Journal of Computers
基金 国家自然科学基金面上项目(61672479)资助
关键词 非易失性内存 混合内存架构 连接算法 优化 non-volatile memory hybrid memory architecture join algorithm optimization
  • 相关文献

参考文献3

二级参考文献53

  • 1Qureshi M K, Gurumurthi S, Rajendran B. Phase change memory: from devices to systems[M]. San Rafael: Morgan & Claypool Publisher, 2011.
  • 2Fusion IO. The fusion-io difference[EB/OL]. [2015-05-06]. http://www.fusionio.com/load/- media-/lqaz4e/docsLibrary/FIO SSD Differentiator_ Overview.pdf.
  • 3Yang J, Minturn D B, Hady F. When poll is better than interrupt[C]//Conferenee on File and Storage Technologies (FAST). San Jose, CA, USA: USENIX, 2012: 25-32.
  • 4Nellans D, Zappe M, Axboe J, et al. Ptrim 0+ exists 0: Exposing new FTL primitives to applications[C]//The 2nd Annual Non-Volatile Memory Workshop (NVMW). La Jolla, CA, USA: UCSD, 2011: 17-17.
  • 5Prabhakaran V, Rodeheffer T L, Zhou L. Transactional flash[C]//Proceedings of the 8th USENIX Conference on Operating Systems Design and Implementation (OSDI). Berkeley, CA, USA: USEN1X, 2008: 147-160.
  • 6Ouyang X, Nellans D, Wipfel R, et al. Beyond block I/O: Rethinking traditional storage primitives[C]//Proceedings of the 17th IEEE International Symposium on High Performance Computer Architecture (HPCA). San Antonio, Texas, USA: IEEE, 2011: 301-311.
  • 7Lu Y, Shu J, Gun J, et al. LightTx: A lightweight transactional design in flash-based SSDs to support flexible transactions[C]//Proeeedings of the IEEE 31st International Conference on Computer Design (ICCD). Asheville, North Carolina, USA: IEEE, 2013:115-122.
  • 8Swanson S, Caulfield A M. Refactor, reduce, recycle: Restructuring the I/O stack for the future of storage[J]. Computer. 2013, 46(8): 52-59.
  • 9陆游游.闪存文件系统关键技术研究[D].北京:清华大学,2015.
  • 10Hewlett Packard Enterprise. StoreServ7450[EB/OL]. [2015-05-01]. http://www.hp.condhpinhdnewsroom/press.kits/2014/HPDiscover2014/3PAR.

共引文献32

同被引文献3

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部