期刊文献+

基于LLVM实现的国产DSP优化编译器 被引量:1

An Optimized Compiler Implementation of Domestic Digital Signal Processor Based on LLVM
下载PDF
导出
摘要 本文基于开源编译基础设施(low level virtual machine,LLVM)实现了国产“魂芯”数字信号处理器的优化编译器。该型编译器的主要特征:一是支持“魂芯”处理器字长模式寻址和特殊指令选择,并定制了单指令/多数据(SIMD)、超长指令字(VLIW)以及软件流水等优化机制。二是与前代编译器相比,新款编译器在生成指令规模和代码质量上均有提升。 An optimized compiler based on LLVM compiler infrastructure is proposed in this paper.Some architecture-oriented functions such as word-aligned memory accessing mode and special instruction selection are well supported in this compiler.Besides,we customized SIMD,VLIWand software-pipeline optimizations.In contrast to previous version compiler,this newly compiler has advantages both on code size and quality.
作者 刘玉 刘谷 耿锐 LIU Yu;LIU Gu;GENG Rui(No.38 Research Institute,China Electronics Technology Group Corporation)
出处 《中国集成电路》 2020年第7期24-28,34,共6页 China lntegrated Circuit
基金 国家核高基重大专项(No.2012ZX01034001)。
关键词 数字信号处理器 编译器 移植 优化 Digital Signal Processor compiler migration optimization
  • 相关文献

参考文献4

二级参考文献18

  • 1Lin M, et al. Retargeting the open64 compiler to powerpcproce ssor [A]. IEEE International Conference on Embedded Software and Systems Symposia, 2008 [ C] .Washington, DC: mEE Corn-puter Society,2008. 152 - 157.
  • 2Malholra V. Open64 compiler [ A/OL ]. http://www - vlsi. stanford, edu/smart memories/protected/ meetings/sum- mer2003/Open64Compiler, pdf, 2003.
  • 3De S K, Dasgupta A, Kushwaha S, et al. Development of an ef- ficientDSP compiler based on open64 [ A ]. HSU Wei-Chung. Open64 Workshop at 2008 ACM International Symposium on Code Generation and Optimization[ C]. New York: Association for Computing Machinery, 2008.1 - 11.
  • 4Ju R, Chan S, Chow F,et al. Open Research Compiler (ORC) : Beyond Version 1.0 [A/OL]. http://ipf-orc, sourceforge, net/ ORC-PACT02-tutorial. pdf. 2002.
  • 5Wu C,Lian R, Zlaang J,et al.An overview of the open research compiler[ A]. 17th International Languages and Compilers for High Performance Computing Workshop, LCPC 2004 [ C ]. Berlin Heidelberg: Springer, 2005.17 - 31.
  • 6Lin Y C, Tang C L, Wu C J,et al. Compiler supports and opti- mizations for PAC VLIW DSP processors[ A]. 18th Internation- al Languages and Compilers for High Performance Computing Workshop, 2005 [C]. Berlin Heidelberg: Springer, 2006. 466 - 474.
  • 7Nuzman D, Rosen I, Zaks A. Autovectofization of interleaved data for SIMD[ A] . Proceedings of the 2006 ACM SIGPLAN conference on Programming language design and implementa- tion[ C] . New York: Association for Computing Machinery, 2006. 132 - 143.
  • 8Allen R, Kennedy K. Optimizing Compilers for Modem Archi- tectures[ M]. San Francisco: Morgan Kaufmann, 2002.
  • 9Larsen S, Amarasinghe S. Exploiting superword level paral- lelism with multi media instruction sets [ A ]. Proceedings of the ACM SIGPLAN 2000 conference on Programming lan- guage design and implementation[ C ]. New York: Association for Computing Machinery,2000.145 - 156.
  • 10Uh G R, Wang Y, Whalley D, et al. Effective exploitation of a zero overhead loop buffer[ A]. Proceedings of the ACM SIG- PLAN 1999 workshop on Languages, compilers, and tools for embedded systems[ C1. New York: Association for Computing Machinery, 1999.10 - 19.

共引文献10

同被引文献11

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部