期刊文献+

适用于TIADC时间误差校准的斩波调制算法 被引量:6

Calibration technique for time-interleaved ADC using chopping modulation
下载PDF
导出
摘要 传统的时间交织模数转换器(TIADC)时间误差斩波调制校准算法无法向多通道推广,改进的时间误差斩波调制校准算法将单通道与相邻通道输出相加后分别斩波再求和来提取出时间误差,使其能适用于任意通道误差的提取,时间误差补偿采用一阶泰勒近似来实现,避免了传统算法中复杂滤波器设计。然而,当输入信号频率超过子通道奈奎斯特频率时,校准算法的校准方向会出错,从而导致校准失败。因此,设计了一种校准方向修正算法,能够满足整个系统奈奎斯特频率范围内的有效校准。仿真结果表明,应用于一个4通道、1 GS/s、12位的TIADC,当输入信号频率为450 MHz时,系统的信号噪声畸变比(SNDR)由28.4提高到73.1 dB,系统的无杂散动态范围(SFDR)由30.7提高到88.9 dB。 The traditional TIADC timing mismatch chopping modulation calibration cannot be extended to multi-channel.The improved timing mismatch chopping modulation calibration algorithm adds the single channel and the adjacent channel output to detect the timing mismatch.It can be applied to the detection of arbitrary channel timing mismatch.Compensation is implemented by first-order Taylor approximation,which avoids the complex filter design in traditional algorithms.However,when the input signal frequency exceeds the Nyquist frequency of sub-channel,the calibration direction of the calibration algorithm will be wrong,resulting in the failure of calibration system.Therefore,this paper proposed a new calibration direction correction algorithm that can meet the effective calibration of the Nyquist frequency range of the whole system.Simulation results show that when applied to a 4-channel,1 GS/s,12-bit TIADC and when the input signal frequency is 450 MHz,the signal-to-noise distortion ratio(SNDR)of the system is increased from 28.4 to 73.1 dB,and the spurious-free dynamic range(SFDR)is increased from 30.7 to 88.9 dB.
作者 万祝娟 尹勇生 庞高远 刘涛 谢熙明 陈红梅 Wan Zhujuan;Yin Yongsheng;Pang Gaoyuan;Liu Tao;Xie Ximing;Chen Hongming(Institute of VLSI Design,Hefei University of Technology,Hefei 230601,China;IC Design Web-Cooperation Research Center of MOE,Hefei 230601,China;No.24 Research Institute of CETC,Chongqing,400060,China)
出处 《电子测量与仪器学报》 CSCD 北大核心 2020年第5期112-121,共10页 Journal of Electronic Measurement and Instrumentation
基金 模拟集成电路重点实验室基金项目(6142802180101)资助。
关键词 时间交织模数转换器 数字校准 时间失配 analog to digital converter all digital background calibration timing mismatch
  • 相关文献

参考文献5

二级参考文献38

  • 1唐邵春.基于时间并行交替技术的超高速高精度波形数字化研究[D].合肥:中国科技大学,2012.
  • 2BLACK JR W C, HODGES D. Time interleaved con- verter arrays[ J ]. IEEE Journal of Solid-State Circuits, 1980, 15(6): 1022-1029.
  • 3TSUI K M, CHAN S C. A novel iterative structure for online calibration of-channel time-interleaved ADCs [ J]. IEEE Transactions on Instrumentation and Meas- urement, 2014, 63(2): 312-325.
  • 4KUROSAWA N, MARUYAMA K, KOBAYASHI H, et al. Explicit formula for channel mismatch effects in time-interleaved ADC systems [ C ]. Proceedings of the 2000 IEEE Instrumentation and Measurement Technolo- gy Conference, Baltimore, MD, 2000 (4) : 763-768.
  • 5VOGEL C. The impact of combined channel mismatch effects in time-interleaved ADCs [ J ]. IEEE Transac- tions on Instrumentation and Measurement, 2005, 54(1) : 415-427.
  • 6HARPE P J A, HEGT J A, VAN ROERMUND A H M. Analog calibration of channel mismatches in time-inter- leaved ADCs[ J]. International Journal of Circuit Theo- ry and Applications, 2009, 37 (2) : 301-318.
  • 7WEI H, ZHANG P, SAHOO B D, et al. An 8-bit g- GS/s 120-mW CMOS ADC[ J]. IEEE Journal of Solid- State Circuits, 2014 ; 49 (8) : 1751-1761.
  • 8RAZAVI B. Design considerations for interleaved ADCs [J]. IEEE Journal of Solid-State Circuits, 2013. 48(8) : 1806-1817.
  • 9HAFTBARADARAN A, MARTIN K W. A sample-time error compensation technique for time-interleaved ADC systems [ C ]. Custom Integrated Circuits Conference, 2007. CICC07. IEEE. IEEE, 2007: 341-344.
  • 10TERTINEK S, VOGEL C. Reconstruction of nonuni- formly sampled bandlimited signals using a differentia- tor-muhiplier cascade [ J ]. IEEE Transactions on Cir- cuits and Systems I : Regular Papers, 2008, 55 ( 8 ) : 2273 -2286.

共引文献78

同被引文献51

引证文献6

二级引证文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部