期刊文献+

基于负载均衡的CPU-GPU异构计算平台任务调度策略 被引量:5

Task Scheduling Strategy of CPU-GPU Heterogeneous Computing Platform Based on Load Balancing
下载PDF
导出
摘要 针对中央处理单元-图形处理单元(central processing unit-graphics processing unit,CPU-GPU)异构计算系统中,CPU和GPU负载不均导致系统性能降低的问题,提出了一种基于队列的混合调度策略.该策略通过探测获得CPU和GPU处理指定任务的计算能力,将计算任务按照探测比例分配给CPU和GPU;将并行任务存入双向队列,以降低调度带来的额外开销.结果表明,使用该策略的基准测试程序系统性能平均提升了28.07%.总体而言,该调度策略能够缩短CPU与GPU完成各自计算任务后的等待时间,有效平衡系统CPU与GPU之间的负载,提升系统性能. In central processing unit-graphics processing unit(CPU-GPU)heterogeneous system,the uneven performance of the CPU and GPU caused the system performance to decrease.A hybrid scheduling strategy based on queues was proposed to solve the problem.The computing power of the CPU and GPU was detected to process specified tasks,and computing tasks were allocated to the CPU and GPU according to the perception ratio.The tasks were stored in a bidirectional queue to reduce the additional overhead brought by scheduling.Results show that the system performance of the benchmark test program is improved by using this strategy by an average of 28.07%.Overall,the scheduling strategy can reduce the waiting time after the CPU and GPU complete their respective computing tasks,balance the load between the system CPU and GPU,and improve the system performance.
作者 方娟 章佳兴 FANG Juan;ZHANG Jiaxing(Faculty of Information Technology,Beijing University of Technology,Beijing 100124,China;Beijing Institute of Smart City,Beijing University of Technology,Beijing 100124,China)
出处 《北京工业大学学报》 CAS CSCD 北大核心 2020年第7期782-787,共6页 Journal of Beijing University of Technology
基金 北京市自然科学基金资助项目(4192007) 国家自然科学基金资助项目(61202076)。
关键词 中央处理单元-图形处理单元(central processing unit-graphics processing unit CPU-GPU) 异构计算 高性能计算 任务调度 负载均衡 负载感知 central processing unit-graphics processing unit(CPU-GPU) heterogeneous computing high performance computing task scheduling load balancing load aware
  • 相关文献

参考文献3

二级参考文献24

  • 1Ma K, Li X, Chen W et al. GreenGPU: A holistic approach to energy efficiency in GPU-CPU heterogeneous architectures. In Proc. the 41st Int. Conf. Parallel Processing, September 2012, pp.48-57.
  • 2Lee J, Samadi M, Park Yet al. Transparent CPU-GPU collaboration for data-parallel kernels on heterogeneous systems. In Proc. the 22nd Int. Conf. Parallel Architectures and Compilation Techniques, Sept. 2013, pp.245-255.
  • 3Lee J, Kim H. TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture. In Proc. the 18th Int. Symp. High Performance Computer Architecture, February 2012, pp.91-102.
  • 4Borkar S. Thousand core chips: A technology perspective. In Proc. the 44th Conf. Design Automation, June 2007, pp.746-749.
  • 5Hoskote Y, Vangal S, Singh A et al. A 5-GHz mesh interconnect for a teraflops processor. iEEE Micro, 2007, 27(5): 51-6l.
  • 6Owens J D, Dally W J, Ho R et al. Research challenges for on-chip interconnection networks. iEEE Micro, 2007, 27(5): 96-108.
  • 7Wentzlaff D, Griffin P, Hoffmann H et al. On-chip interconnection architecture of the tile processor. IEEE Micro, 2007, 27(5): 15-31.
  • 8Taylor M B, Lee W, Miller J et al. Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ILP and streams. ACM SICARCH Computer Architecture News, 2004, 32(2): 2-13.
  • 9Moscibroda T, Mutlu O. A case for bufferless routing in on-chip networks. A CM SICA RCH Computer Architecture News, 2009, 37(3): 196-207.
  • 10Michelogiannakis G, Sanchez D, Dallv W J et al. Evaluating bufferless flow control for on-chip networks. In Proc. the 4th Int. Symp. Networks-on-Chip, May 2010, pp.9-16.

共引文献4

同被引文献68

引证文献5

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部