期刊文献+

大尺寸高铅凸点倒扣焊芯片的焊接过程控制 被引量:1

Soldering Process Control of Large Size FC with High Lead Bump
下载PDF
导出
摘要 新一代航天工程、战略武器装备对电子系统提出了高性能、智能化、小型化、轻质化和高可靠的迫切需求,推动了系统级封装(SiP)的快速发展。微组装技术方面,在传统基于裸芯片堆叠、引线键合组装技术的基础上,基于TSV硅转接板的芯片级微凸点倒扣焊技术得到快速发展,该技术大大增加了输入/输出端的数目,可提供更短的引线、更小的电感、更高的频率、更好的噪声控制、更高的互连密度、更小的器件外形以及更低的器件安装高度。针对芯片级倒扣焊的工艺方法和可靠性研究已成为高性能SiP模块发展的重点研究方向。结合一款航天SiP模块实际应用需求,针对大尺寸高铅凸点倒扣焊芯片与SnAg凸台TSV硅基板结构,通过不同倒扣焊方式过程控制及可靠性影响进行分析研究,为高性能航天电子产品的倒扣焊技术研究提供思路。 The new generation of aerospace engineering and strategic weapons equipment put forward the urgent demand of high performance,intelligence,miniaturization,lightweight and high reliability of electronic systems,which promotes the rapid development of SiP.In terms of micro assembly technology,the soldering technology of chip level FC with micro bump based on TSV silicon adapter board has developed rapidly,which greatly increases the number of I/O terminals,and provides shorter leads,smaller inductors,higher frequency,better noise control,higher interconnection density,smaller device shape and lower device installation height.The process and reliability of chip level FC soldering has become the key research direction of high performance SiP.Combined with the practical application requirements of an aerospace SIP,the process control and reliability influence of different FC soldering methods for large size chip with high lead bump and TSV with SnAg cylindrical bump are analyzed and studied,so as to provide new thought for the research on FC technology of high performance aerospace electronic products.
作者 薛亚慧 米星宇 张健 XUE Yahui;MI Xingyu;ZHANG Jian(The 771st Research Institute of CASA,Xi'an 710119,China)
出处 《电子工艺技术》 2020年第4期200-203,248,共5页 Electronics Process Technology
基金 国家自然科学基金青年项目(51701196)。
关键词 芯片级倒扣焊 翘曲 可靠性 过程控制 Chip level flipchip Wraping Reliability process control
  • 相关文献

参考文献5

二级参考文献26

  • 1田民波,梁彤翔,何卫.电子封装技术和封装材料[J].半导体情报,1995,32(4):42-61. 被引量:38
  • 2G.E.Moore. Cramming More Components onto Integrated Cir-cuits[J].{H}ELECTRONICS,1965,(08):114-117.
  • 3William Shockley. Semiconductive wafer and method of making the same[P].US Patent No.3,044,909,1958.
  • 4Zhang, Rong,Lo, Jeffery C.C.,Lee, S. W. Ricky.Design and fabrication of a silicon interposer with TSVs in cavities for three-dimensional IC packaging. IEEE Transactions on Device and Materials Reliability . 2012
  • 5PARES G,KAROUI C,ZAID A,et al.Full integration of a 3D demonstrator with TSV first interposer,ultra thin die stacking and wafer level packaging. Proceedings of the 63rdIEEE Electronic Components and Technology Conference . 2013
  • 6Lu Yuan,Yin Wen,Zhang Bo,Yu Daquan,Wan Lixi,Shangguan Dongkai,et al.A new 2.5D TSV package assembly approach. Electronic Components and Technology Conference . 2013
  • 7G.Hariharan,R.Chaware,L.Yip et al.Assembly process qualification and reliability evaluations for heterogeneous 2.5D FPGA with HiCTE ceramic. Electronic Components&Technology; Conference . 2013
  • 8TALUY A,JOUVE A,JOBLOT S,et al.Wafer level underfill entrapment in solder joint during thermocompression:simulation and experimental validation. 63th Electronic Components and Technology Conference . 2013
  • 9K Murayama,M Aizawa,K Hara,etc.Warpage Control of Silicon Interposer for 2.5D Package Application. Proceedings of the 2013 Electronic Components and Technology Conference . 2013
  • 10Effect of Intermetallic Formation on Electromigration Reliability of TSV-Microb u mpJoints in 3 D Interconnect. Electronic Components and Technology Conference (ECTC), 2012 IEEE 62nd . 2012

共引文献26

同被引文献4

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部