期刊文献+

一种轻量级数据加密标准循环掩码实现方案 被引量:8

A Lightweight Implementation Scheme of Data Encryption Standard with Cyclic Mask
下载PDF
导出
摘要 随着智能卡技术的不断发展,智能卡芯片的安全性也面临越来越大的挑战。在众多加密算法中,数据加密标准(DES)算法是一种应用较广的对称加解密算法。为了抵御各种侧信道攻击,使用最为广泛的是在算法中通过掩码技术来消除真实密钥和功耗相关性,该文提出一种新的适用于DES的循环掩码方案,和之前文献中的预计算掩码方案相比,不仅预计算量大大减少,而且整个DES运算过程的中间数据都是带有掩码的,把掩码拆分后,还可以防护高阶攻击。 With the continuous development of smart card technology,the security of smart card chip is facing more and more challenges.Among many encryption algorithms,Data Encryption Standard(DES)algorithm is a widely used symmetric encryption and decryption algorithm.In order to resist all kinds of side channel attacks,the most widely used method is to eliminate correlation of the real key and power consumption through the masking technology in the algorithm.A new cyclic mask scheme for DES is proposed.Compared with the precalculated mask scheme in the previous literature,not only the pre-calculation amount is greatly reduced,but also the intermediate data in the whole DES operation process is masked.After the mask is split,it can also protect against high-order attacks.
作者 王立辉 闫守礼 李清 WANG Lihui;YAN Shouli;LI Qing(State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China;Shanghai Fudan Microelectronics Group Company Limited,Shanghai 200433,China)
出处 《电子与信息学报》 EI CSCD 北大核心 2020年第8期1828-1835,共8页 Journal of Electronics & Information Technology
基金 十三五预先研究项目(3110105-09)。
关键词 数据加密标准 侧信道攻击 掩码 Data Encryption Standard(DES) Side channel attack Mask
  • 相关文献

参考文献3

二级参考文献107

  • 1赵佳,曾晓洋,韩军,王晶,陈俊.抗差分功耗分析攻击的AES算法的VLSI实现[J].计算机研究与发展,2007,44(3):378-383. 被引量:7
  • 2Koeher P, Jaffe J, Jun B. Differential Power Analysis[C]//CRYPTO, 1999:388 - 397.
  • 3Tiri K, Akmal M, Verbauwhede I. A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards[ C]//ESSCIRC, 2002:403-406.
  • 4Tiri K, Verbauwhede 1. A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation[C]//Design Automation and Test in Europe Conference and Exposition, 2004:246 - 251.
  • 5Tiri K, Hwang D, Hodjat A, et al. Prototype IC with WDDL and Differential Routing DPA Resistance Assessment[C]//CHES, 2005: 354- 365.
  • 6Mace F, Standaert F X, Hassoune I, et al. A Dynamic Current Mode Logic to Counteract Power Analysis Attacks[C]//DCIS, 2004:186- 191.
  • 7Bucci M, Giancane L, Luzzi R, et al. Three-phase Dual-rail Pre-charge Logic[C]//CHES, 2006:232-241.
  • 8Popp T, Mangard S. Masked Dual-rail Pre-eharge Logic: DPA-resistanee without Routing Constmints[C]//CHES, 2005:172 - 186.
  • 9Tiri K, Verbauwhede I. A VLSI Design Flow for Secure Side-channel Attack Resistant ICs[ C ]//Design Automation and Test in Europe Conference, 2005.
  • 10Popp T, Kirschbaum M, Zefferer T, et al. Evaluation of the Masked Logic Style MDPL on a Prototype Chip[ C]//CHES, 2007: 81 - 94.

共引文献21

同被引文献70

引证文献8

二级引证文献11

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部