期刊文献+

PPAA:a parallel primitive assembly accelerator in graphics processor

原文传递
导出
摘要 Primitive assembly is an inevitable procedure of graphics rendering which performs the objects preparation for the following steps,however,the conventional approaches suffer from some issues,such as the missing of surface attribute,mismatch of color mode for clipped primitives,and performance bottleneck of rendering pipeline.This paper takes all these issues into considerations,and proposes a parallel primitive assembly accelerator(PPAA)which can solve not only the functional problems but also improve the shading performance.The register transfer level(RTL)circuit is designed and the detailed approach is presented.The prototype systems are implemented on Xilinx field programmable gate array(FPGA)XC6 VLX550 T and Altera FPGA EP2 C70 F896 C6.The experimental results show that PPAA can accomplish the assembly tasks correctly and with higher performance of 1.5x and 2.5x of two previous implementations.For the most frequently independent primitives,the PPAA can efficiently enhance the throughput by squeezing out the pipeline bubbles and by balancing the pipeline stages.
出处 《The Journal of China Universities of Posts and Telecommunications》 EI CSCD 2020年第2期65-71,共7页 中国邮电高校学报(英文版)
基金 supported by National Natural Science Foundation of China(61834005,61772417,61602377,61802304,61874087) Shaanxi International Science and Technology Cooperation Program(2018KW-006) Shaanxi Province Co-ordination Innovation Project of Science and Technology(2016KTZDGY02-04-02) Shaanxi Provincial Key R&D Plan(2017GY-060)。
  • 相关文献

参考文献4

二级参考文献49

  • 1吴恩华,柳有权.基于图形处理器(GPU)的通用计算[J].计算机辅助设计与图形学学报,2004,16(5):601-612. 被引量:225
  • 2许社教.三维图形系统中两种坐标系之间的坐标变换[J].西安电子科技大学学报,1996,23(3):429-432. 被引量:22
  • 3ShreinerD,WooM,NeiderJ,etal.OpenGL编程指南[M].徐波,译.6版.北京:机械工业出版社,2008.
  • 4Tumeo A, Branca M, Camerini L, et al. Prototyping pipelined applications on a heterogeneous FPGA multiprocessor virtual platform [C] //Proceedings of the Asia and South Pacific Design Automation Conference. Los Alamitos: IEEE Computer Society Press, 2009:317-322.
  • 5Shee S L, Parameswaran S. Design methodology for pipelined heterogeneous multiproeessor system [C] //Proceedings of the 44th Annual Design Automation Conference. New York: ACM Press, 2007:811-816.
  • 6Akenine-Moller T, Haines E, Hoffman N. Real-time rendering [M]. 3rd ed. Massachusetts: A K Peters, Ltd, 2008.
  • 7Garland M, Kirk D B. Understanding throughput-oriented architectures [J]. Communications of the ACM, 2010, 53 (11): 58-66.
  • 8Montrym J, Moreton H. The GeForce 6800 [J]. IEEE Micro, 2005, 25(2): 41-51.
  • 9Javaid H, Parameswaran S. A design flow for applicationspecific heterogeneous pipelined multiprocessor systems [C] // Proceedings of the 46th Annual Design Automation Conference. New York: ACM Press, 2009:250-253.
  • 10Javaid H, Ignjatovic A, Parameswaran S. Rapid design space exploration of application specific heterogeneous pipelined multiprocessor systems [J]. IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, 2010, 29 (11) : 1777-1789.

共引文献28

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部