期刊文献+

面向访问模式的混合内存缓存替换策略 被引量:1

Access Pattern-oriented Cache Replacement Strategy for Hybrid Memory Architecture
下载PDF
导出
摘要 大数据时代催生了很多以数据为中心的技术和应用,这对计算机主存的速度、容量、能耗提出了更高的要求。为了解决传统DRAM(Dynamic Random Access Memory)内存遇到的瓶颈,由DRAM和非易失性存储NVM(Non-Volatile Memory)组成的混合内存技术受到了广泛的关注。在混合内存环境下,缓存的性能至关重要。针对混合内存环境,已有的缓存替换策略研究都是对LRU2思想的改进,虽然考虑了DRAM数据和NVM数据缺失惩罚不对称的现象,但是在面对LRU(Least Recently Used)性能差的负载时也会存在缓存抖动和污染问题,仍然存在优化空间。文中针对不同类型的负载特点,考虑了不同访问模式下DRAM与NVM数据的竞争关系,提出了一种动态可调整的缓存替换策略DLRP(Dynamic Level Replacement Policy)。该策略在面对不同类型的负载时能动态地选择最优的替换策略,在保持整体命中率较好的同时降低了NVM的缺失和写回。实验结果表明,相比WBAR策略,DLRP不仅在IPC上有平均16.5%的提升,而且在能耗和写操作数量上分别降低了5.2%和5.1%。 With the increasing demand on memory capacity and energy consumption,current DRAM based memory systems face the scalability challenges in terms of storage density and power.Hybrid memory architecture,a promising approach to large-capacity and energy-efficient main memory composed of emerging Non-Volatile Memory(NVM)and DRAM has received extensive attention.Cache plays an important role and highly affects the number of write and read to NVM and DRAM blocks.However,existing cache policies based on LRU failed to fully address the significant asymmetry between NVM operations and DRAM ope-rations under different type of workloads.Cache trashing and scans problems can still seriously affect the performance of the system.By analyzing characteristics of different types of load and the competition between DRAM and NVM data under different access patterns,this paper proposes a dynamically adjusted level cache replacement strategy(DLRP).Experiment results show that proposed strategy improves the performance by 16.5%on average compared with a state-of-the-art cache policy(WBAR).DLRP also reduces energy consumption and NVM writes by 5.1%,5.2%against WBAR.
作者 刘伟 孙童心 杜薇 LIU Wei;SUN Tong-xin;DU Wei(Department of Computer Science and Technology,Wuhan University of Technology,Wuhan 430070,China;Hubei Key Laboratory of Transportation Internet of Things,Wuhan University of Technology,Wuhan 430070,China;Key Laboratory of Embedded Systems and Service Computing,Tongji University,Shanghai 201804,China)
出处 《计算机科学》 CSCD 北大核心 2020年第10期130-135,共6页 Computer Science
基金 国家自然科学基金面上项目(61672384) 湖北省自然科学面上项目(2020CFB749) 教育部人文社科基金项目(16YJCZH014) 中央高校基本科研业务费(WUT:2016III028,2017III028-005) 嵌入式系统与服务计算教育部重点实验室(同济大学)开放基金(ESSCKF2018-05)。
关键词 访问模式 缓存替换 混合内存 NVM Aaccess pattern Cache replacement Hybrid memory NVM
  • 相关文献

参考文献5

二级参考文献69

  • 1刘金垒,李琼.新型非易失相变存储器PCM应用研究[J].计算机研究与发展,2012,49(S1):90-93. 被引量:5
  • 2刘波,宋志棠,封松林.我国相变存储器的研究现状与发展前景[J].微纳电子技术,2007,44(2):55-61. 被引量:14
  • 3Eilert S, Leinwander M, et al. Phase change memory: A new memory enables new memory usage models//Proceedings of the IEEE International Memory Workshop 2009 (IMW09). Monterey, USA, 2009:1-2.
  • 4Chen Y C, Rettner C T, Raoux S, et ah Ultra-thin phase- change bridge memory device using GeSb//Proceedings of the International Electron Devices Meeting. San Francisco, USA, 2006:777-780.
  • 5Lee B C, Ipek E, Mutlu O, et al. Architecting phase change memory as a scalable dram alternative. ACM SIGARCH Computer Architecture News, 2009, 37(3): 2-13.
  • 6Lee B C, Zhou P, Yang J, et al. Phase-change technology and the future of main memory. IEEE Micro, 2010, 30(1);143-143.
  • 7Zhou P, Zhao B, Yang J, et al. A durable and energy efficient main memory using phase change memory technology// Proceedings of the 36th Annual International Symposium on Computer Architecture. New York, USA, 2009:14-23.
  • 8Qureshi M K, Franceschini M M, Lastras-Montafio L A, et al. Morphable memory system: A robust architecture for exploiting multi-level phase change memories//Proceedings of the 37th Annual International Symposium on Computer Architecture. New York, USA, 2010:153-162.
  • 9Chen J, Winter Z, Venkataramani G, et al. rPRAM: Explo- ring redundancy techniques to improve lifetime of PCM-based main memory//Proeeedings of the Parallel Architectures and Compilation Techniques (PACT) International Conference. Galveston TX, USA, 2011:201-202.
  • 10Ferreira A P, Zhou M, Book S, et al. Increasing peru main memory lifetime//Proeeedings of the Conference on Design, Automation and Test in Europe. Leuven, Belgium, 2010: 914-919.

共引文献33

同被引文献10

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部