期刊文献+

TSGA:新型的片上网络低功耗映射算法

TSGA: novel network-on-chip low power mapping algorithm
下载PDF
导出
摘要 针对如何将越来越复杂的应用任务有效地映射到片上网络处理单元上,达到以更少的能耗完成任务的目的,提出了一种遗传算法和禁忌搜索算法相融合的新型片上网路低功耗映射算法。该方法充分利用遗传算法强大的全局搜索能力,融合禁忌搜索的局部搜索能力和突出的翻山特性来弥补遗传算法的局部搜索能力弱和早熟的缺陷,取得了更好的片上网络低功耗效果。实验结果表明,在同样的实验平台和功耗模型下,禁忌搜索遗传算法相比于早期的遗传算法能耗降低显著,相比于后来改进的MGA、AGA算法也有能效优势。 In order to effectively map complex application tasks to the network on chip processing unit and achieve the task with less energy consumption,this paper proposed a novel network on chip mapping algorithm that combined genetic algorithm and tabu search algorithm. The method made full use of the powerful global search ability of the genetic algorithm,and combined the local search ability of the tabu search and the prominent mountain features to compensate for the weak local search ability and premature defects of the genetic algorithm,then achieved a better network on chip low power effect. Under the same experimental platform and power consumption model,compared with the early genetic algorithm,the tabu search genetic algorithm has significant energy efficiency improvement,and it has energy efficiency advantages compared with the later improved MGA and AGA algorithms.
作者 张保岗 韩国栋 刘冬培 燕昺昊 Zhang Baogang;Han Guodong;Liu Dongpei;Yan Binghao(Information Engineering University,Zhengzhou 450002,China)
机构地区 信息工程大学
出处 《计算机应用研究》 CSCD 北大核心 2020年第9期2726-2729,共4页 Application Research of Computers
基金 国家科技重大专项核高基资助项目。
关键词 片上网络 映射算法 遗传算法 禁忌搜索算法 network on chip mapping algorithm genetic algorithm tabu search algorithm
  • 相关文献

参考文献2

二级参考文献24

  • 1DALLY W J, TOWLES V. Route packets, not wires: on-chip interconnection networks [C]//Proceedings of DAC 2001. Las Vegas, USA: ACM, 2001 : 684-689.
  • 2HU Jingcao, MARCULESCU R. Energy-aware map- ping for tile-based NoC architectures under perform- ance constraints[C]//Proceedings of ASP-DAC 2003. Piseataway, NJ, USA: IEEE, 2003 : 233-239.
  • 3TANG Lei,KUMAR S. A two-step genetic algorithm for mapping task graphs to a network on chip architec- ture [C] // Proceedings of Symposium on Euro Micro Digital System DesigrL Piscataway, NJ, USA: IEEE, 2003 : 180-187.
  • 4BHARDWAJ K,JENA R K. Energy and bandwidth a- ware mapping of IPs onto regular NoC architectures u- sing multi-objective genetic algorithms [C] // Proceed- ings of SOC 2009. Piscataway, NJ, USA: IEEE, 2009 : 27-31.
  • 5DICK R P, RHODES D L, WOLF W. TGFF: task graphs for free [C]//Proceedings of CODES/CASHE. Seattle, USA: ACM, 1998 : 97-101.
  • 6Yang Pengfei,Wang Quan.Effective task scheduling and IP mapping algorithm for heterogeneous NoC-based MPSoC[J].Mathematical Problems in Engineering,2014,2014:1-8.
  • 7Benini L,De Micheli G.Networks on chips:a new SoC paradigm[J].IEEE Computer,2002,35(1):70-78.
  • 8Tosun S,Ozturk O,Ozen M.An ILP formulation for application mapping onto Network-on-Chips[C] //Proc of International Conference on Application of Information and Communication Technologies.[S.l.] :IEEE Press,2009:1-5.
  • 9Wu Ning,Mu Yifeng,Zhou Fang,et al.GA-MMAS:an energyaware mapping algorithm for 2D Network-on-Chip[C] //Proc of World Congress on Engineering and Computer Science.2011.
  • 10Zang Mingxiang,You Hao.Low power NOC process element mapping-using genetic algorithm[J].Computer Science,2012,9(3):557-563.

共引文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部