期刊文献+

BFM:A Bus-Like Data Feedback Mechanism Between Graphics Processor and Host CPU

原文传递
导出
摘要 Graphics processors have received an increasing attention with the growing demand for gaming,video streaming,and many other applications.During the graphics rendering with OpenGL,host CPU needs the runtime attributes to move on to the next procedure of rendering,which covers almost all the function units of graphics pipeline.Current methods suffer from the memory capacity issues to hold the variables or huge amount of data parsing paths which can cause congestion on the interface between graphics processor and host CPU.This paper refers to the operation principle of commuting bus,and proposes a bus-like data feedback mechanism(BFM)to traverse all the pipeline stages and collect the run-time status data or execution error of graphics rendering,then send them back to the host CPU.BFM can work in parallel with the graphics rendering logic.This method can complete the data feedback ta.sk easily with only 0.6%increase of resource utilization and has no negative impact on performance,which also obtains 1.3 times speed enhancement compared with a traditional approach.
作者 DENG Junyong JIANG Lin 邓军勇;蒋林(School of Electronic Engineering,Xi,aii University of Posts and Telecommunications,Xi'an 710121,China;School of Communication and Information Engineering,Xi'an University of Science and Technology,Xi'an 710054,China)
出处 《Journal of Shanghai Jiaotong university(Science)》 EI 2020年第5期615-622,共8页 上海交通大学学报(英文版)
基金 the National Natural Science Foundation of China(Nos.61834005,61772417,61602377,61802304 and 61874087) the International Science and Technology Cooperation Program of Shaanxi China(No.2018KW-006)。
  • 相关文献

参考文献3

二级参考文献29

  • 1吴恩华,柳有权.基于图形处理器(GPU)的通用计算[J].计算机辅助设计与图形学学报,2004,16(5):601-612. 被引量:227
  • 2许社教.三维图形系统中两种坐标系之间的坐标变换[J].西安电子科技大学学报,1996,23(3):429-432. 被引量:23
  • 3ShreinerD,WooM,NeiderJ,etal.OpenGL编程指南[M].徐波,译.6版.北京:机械工业出版社,2008.
  • 4Tumeo A, Branca M, Camerini L, et al. Prototyping pipelined applications on a heterogeneous FPGA multiprocessor virtual platform [C] //Proceedings of the Asia and South Pacific Design Automation Conference. Los Alamitos: IEEE Computer Society Press, 2009:317-322.
  • 5Shee S L, Parameswaran S. Design methodology for pipelined heterogeneous multiproeessor system [C] //Proceedings of the 44th Annual Design Automation Conference. New York: ACM Press, 2007:811-816.
  • 6Akenine-Moller T, Haines E, Hoffman N. Real-time rendering [M]. 3rd ed. Massachusetts: A K Peters, Ltd, 2008.
  • 7Garland M, Kirk D B. Understanding throughput-oriented architectures [J]. Communications of the ACM, 2010, 53 (11): 58-66.
  • 8Montrym J, Moreton H. The GeForce 6800 [J]. IEEE Micro, 2005, 25(2): 41-51.
  • 9Javaid H, Parameswaran S. A design flow for applicationspecific heterogeneous pipelined multiprocessor systems [C] // Proceedings of the 46th Annual Design Automation Conference. New York: ACM Press, 2009:250-253.
  • 10Javaid H, Ignjatovic A, Parameswaran S. Rapid design space exploration of application specific heterogeneous pipelined multiprocessor systems [J]. IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, 2010, 29 (11) : 1777-1789.

共引文献21

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部