期刊文献+

一种高效的浮点数除法指令设计实现方法 被引量:1

An Efficient Design and Implementation Method for Floating Point Division Instruction
下载PDF
导出
摘要 为解决TEC-XP16教学机缺少浮点数除法指令的问题,设计了一种32 bit浮点除法指令以及实现32 bit浮点数除法运算的算法。为解决人工方式设计微程序和修改微程序控制器源程序效率低且容易出错等问题,提出了一种能够由汇编语言程序自动生成微程序以及能够由微程序自动修改控制器ABEL语言源程序的方法。实验结果表明,所设计的32 bit浮点数除法指令的算法是正确的,平均只需要2.16 s就能根据汇编语言程序表自动生成微程序表,平均只需1.3 s就能根据微程序表等自动修改并生成控制器ABEL语言源程序,极大提高了浮点除法指令的设计实现效率。该方法也可推广到其他复杂指令的设计。 To solve the problem that TECXP 16 teaching machine does not have floating point division instruction,a 32 bit floating point division instruction and an algorithm for 32 bit floatingpoint division were designed.To solve the problem that manually designing microprogram and modifying the source program of microprogram controller had very low efficiency and was quite error prone,a fast method which can automatically produce microprogram according to assembly language source program and modify the ABEL language source program of the microprogram controller according to microprogram was put forward.The experimental results show that the design of 32 bit floatingpoint division instruction is correct.The program written in Python language can automatically produce microprogram in 2.16 second and modify the source program of the controller in 1.3 seconds on average,it greatly improves the efficiency for designing floatingpoint division instruction.The method can also be extended to the design of other complex instructions.
作者 宗德才 王康康 ZONG Decai;WANG Kangkang(College of Computer Science and Engineering,Changshu Institute of Technology,Changshu 215500,China;School of Mathematics and Physics,Jiangsu University of Science and Technology,Zhenjiang 212003,China)
出处 《实验室研究与探索》 CAS 北大核心 2020年第12期115-121,共7页 Research and Exploration In Laboratory
基金 国家自然科学基金面上项目(61773012)。
关键词 TEC-XP16教学机 微程序控制器 32 bit浮点除法指令 PYTHON语言 TECXP16 teaching machine microprogram controller 32 bit floatingpoint division instruction Python language
  • 相关文献

参考文献11

二级参考文献61

  • 1李山山,汤志忠,周继群.基于FPGA的开放式教学CPU的设计与测试系统[J].计算机工程与应用,2005,41(14):98-100. 被引量:14
  • 2戚新宇.基于FPGA设计的功能仿真和时序仿真[J].航空电子技术,2005,36(3):51-54. 被引量:11
  • 3王诚.计算机组成原理[M].北京:清华大学出版社,2002.
  • 4杨剑锋,田茂,谢银波.“多核架构及编程技术”课程建设[J].计算机教育,2007(12S):82-83. 被引量:8
  • 5Saeedi M, Markov IL. Synthesis and optimization of reversible circuts-a survey [J]. ACM Computing Surveys, 2013, 45 (2) : 1-34.
  • 6Hirata Y, Nakanishi M, Yamashita S, et al. An efficient con- version of quantum circuits to a linear nearest neighbor architec- ture [J]. Quantum Information Computation, 2011, 11 (1): 142-166.
  • 7Axelsen HB, Gltick R, Yokoyama T. Reversible machine code and its abstract processor architecture [G]. LNCS 4649: Computer ScienceTheory and Applications. Heidelberg: Springer, 2007: 56-69.
  • 8Thomsen MK, Axelsen HB, Gluek R. A reversible processor architecture and its reversible logic design [G]. LNCS 7165: Reversible Computation. Heidelberg: Springer, 2012: 30-42.
  • 9Axelsen HB. Clean translation of an imperative reversible pro- gramming language [G]. LNCS 6601: Compiler Construction. Heidelberg: Springer, 2011: 144-163.
  • 10Dastan F, Haghparast M. A novel nanornetric reversible signed divider with overflow checking capability [J]. Research Journal of Applied Sciences, Engineering and Technology, 2012, 4 (6): 535-543.

共引文献47

同被引文献3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部