期刊文献+

基于异构多核平台的数据传输方法研究与实现 被引量:1

Research and Implementation of Data Transmission Method Based on Heterogeneous Multi-core Platform
下载PDF
导出
摘要 随着需求的不断提高,变流器控制平台中,越来越多的使用到了异构多核芯片处理架构,复杂的数据链路不可避免的给数据传输带来难度。本文根据其控制芯片多、数据交互量大、实时性要求高、数据链路长的特点,提出了一套稳定可靠的高速数据传输方法,解决异构多核平台跨时钟域数据传输过程中的丢包和重包问题。 With the continuous improvement of demand,more and more heterogeneous multi-core chip processing architecture is used in converter control platform.The complex data link inevitably brings difficulties to data transmission.In this paper,according to the characteristics of multiple control chips,large amount of data interaction,high real-time requirements and long data link,a set of stable and reliable high-speed data transmission method is proposed to solve the problem of packet loss and packet duplication in the cross clock domain data transmission of heterogeneous multi-core platforms.
出处 《科学技术创新》 2021年第1期61-63,共3页 Scientific and Technological Innovation
关键词 异构多核 跨时钟域 乒乓操作 FIFO缓冲 数据传输 Heterogeneous multicore Cross clock domain Ping pong operation FIFO buffer Data transmission
  • 相关文献

参考文献3

二级参考文献21

  • 1孙利荣,蒋泽军,王丽芳.片上网络[J].计算机工程,2005,31(20):1-2. 被引量:5
  • 2刘必慰,陈书明,汪东.先进微处理器体系结构及其发展趋势[J].计算机应用研究,2007,24(3):16-20. 被引量:7
  • 3Texas instruments.TMS320VC5416 Bootloader data sheet[Z],2002.
  • 4AMD.Am29LVS00B data sheet[Z],2000.
  • 5Texas instruments.TMS320VC5416 Fixed-Point Digital Signal Processor Data Manual[Z],2003.
  • 6Texas instruments. TMS320C54x Assembly Language Tools User's Guide[Z], 2002.
  • 7Kunle Olukotun, Basem A Nayfeh, Lance Hammond, et al.The case for a single chip multiprocessor [C]. Proc 7th Int'l Conf Architectural Support for Programming Languages and Operating Systems.New York:ACM Press, 1996:2-11.
  • 8Kahle J A,Day M N,Hofstee H P, et al.Introduction to the cell multiprocessor [J]. IBM Journal Research And Development, 2005,49(4/5):589-604.
  • 9Michael Taylor.The raw prototype design document V5.02[C]. Proceeding of the IEEE International Conference on Solid-Satate Circuits,2005:1-107.
  • 10Kumar R,Farkas K I,Jouppi N P, et al.Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction[C].Proceedings of the 36th International Symposium on Mieroarchitecture,IEEE,2003:81-92.

共引文献55

同被引文献5

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部