期刊文献+

基于模糊PI控制的双同步解耦坐标系三相不平衡锁相环设计 被引量:5

Design of Fuzzy PI Control Based Three-phase Unbalanced Phase-locked Loop in Decoupled Double Synchronous Coordinate System
下载PDF
导出
摘要 针对传统锁相环在电网电压不平衡时对正序基波分量的幅值和相位不能快速实时检测等问题,提出了一种基于模糊PI控制的双同步解耦坐标系三相不平衡锁相环。该控制系统通过在线调整PI参数能更精确迅速地将电网电压正序基波分量分离,从而实现基波分量相位的快速实时检测。仿真结果表明,与传统单同步和双同步锁相环相比,基于模糊PI控制的双同步解耦坐标系锁相环在电网电压不平衡和发生畸变时能更准确、迅速地检测正序基波分量的幅值和相位。 Aiming at the problem that the amplitude and phase of positive sequence fundamental component(PSFC)cannot be detected quickly and in real-time in traditional phase-locked loop(PLL)when grid voltage is unbalanced,a fuzzy PI control based three-phase unbalanced PLL in decoupled double synchronous coordinate(DDSC)system is proposed.The control system can separate the PSFC of power grid voltage more accurately and promptly via online adjustment for PI parameters so as to realize real-time detection of the fundamental component phase.Simulation results show that the fuzzy PI control based DDSC PLL can detect the amplitude and phase of the PSFC more accurately and quickly than traditional single and double synchronous PLLs when grid voltage is unbalanced and distorted.
作者 葛祥一 邓亮 王龙飞 GE Xiangyi;DENG Liang;WANG Longfei(Shanghai University of Electric Power,Shanghai 200090,China;Shenzhen Joylife Robot Intelligent Technology Co.,Ltd.,Shenzhen,Guangdong 518000,China;Guilin University of Electronic Technology,Guilin,Guangxi 541004,China;Anyang Power Supply Company,Anyang,Henan 455000,China)
出处 《上海电力大学学报》 CAS 2021年第1期44-50,共7页 Journal of Shanghai University of Electric Power
基金 国家自然科学基金(61304134) 上海市自然科学基金(13ZR1455000) 智能综合自动化高校重点实验室基金(GXZDSY2017-01)。
关键词 锁相环 双同步解耦坐标系 模糊PI 正序基波分量 phase-locked loop decoupled double synchronous coordinate system fuzzy PI positive sequence fundamental component
  • 相关文献

参考文献12

二级参考文献96

  • 1于海生,王海亮,赵克友.永磁同步电机的哈密顿建模与无源性控制[J].电机与控制学报,2006,10(3):229-233. 被引量:21
  • 2Egan W F. Phase-lock Basics (2nd Edition) [M]. New York: Wiley-IEEE Press, 2007 : 112-115.
  • 3Best R E. Phase-Locked Loops Design, Simulation and Applications (Sth Edition) [M]. New York : McGraw-Hill Professional, 2007 : 202-205.
  • 4Simon Dan, Sherief Hossny. Fuzzy logic for digital phase-locked loop filter design[J]. IEEE Transactions on Fuzzy Systems,1995,3(2):211-218.
  • 5Mao Weilung, Tsao Henwai. A new fuzzy bandwidth carrier recovery system in GPS for robust tracking [J]. IEEE Signal Processing Letters, 2004,11 (4): 431-434.
  • 6Xiu Liming, Li Wen. A novel all-digital PLL with software adaptive filter [J]. IEEE Journal of Solidstate Circuit, 2004,39 (3) : 476-483.
  • 7Fahim MA. A compact, low-power low-jitter digital PLL [C]. Proceedings of the 29^th European Solid-State Circuits Conference, Estonia, 2003 : 101-104.
  • 8Michael P H. Fast and accurate behavioral simulation of fractionai-N frequency synthesizers and other PLL/DLL eircuits [C]. Proceedings of the 39^th Design Automation Conference, New Orleans, 2002: 498- 503.
  • 9Calbaza D E, Cordos I, Smith S N, et al. An ADPLL circuit using a DDPS for genlock applications [C]. Proceedings of the 2004 International Symposium on Circuits and Systems, Vancouver, 2004 : 23-26.
  • 10Zhan Changjiang, Fitzer C, Ramachandaramurthy V K, et al. SoRware phase-locked loop applied to dynamic voltage restorer (DVR) [C]. // Proc. IEEE Power Eng Soc Winter Meeting, 1033-1038.

共引文献179

同被引文献42

引证文献5

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部