期刊文献+

基于FPGA实现二维卷积滤波器的图像处理 被引量:5

Realization of FPGA⁃based image processing of 2D convolution filter
下载PDF
导出
摘要 目前的二维卷积滤波图像处理方法本质上都是基于PC端进行算法仿真,而在将仿真算法映射到硬件平台进行实现时,处理效果不佳。针对这一问题,文中提出了基于FPGA构建多种二维卷积滤波器共同实现方案。所提方案是基于FPGA平台,通过在FPGA上进行Shift⁃RAM搭建,基于二维卷积核算法,做到同时实现多种图像处理,比如RGB彩色图像处理,灰度处理和图像边缘检测,并在硬件设计上对图像边界处理的映射算法进行完善。实验结果表明,所提案能够在FPGA平台上很好地实现多种基于二维卷积的仿真算法,同时,在保证处理效果的前提下,提高了处理效率。 As the current image processing method of 2D convolution filtering is essentially based on the PC⁃side to make algorithm simulation,the processing effect is not good when the simulation algorithm is mapped to the hardware platform.On this basis,a common implementation scheme of constructing multiple types of 2D convolution filters on the basis of FPGA is proposed.The new scheme is based on the FPGA platform.By establishing the Shift⁃RAM on the FPGA,the multiple types of image processing ways are realized on the basis of 2D convolution kernel algorithm,such as RGB color image processing,gray processing and image edge detection.The mapping algorithm for image boundary processing is improved in the hardware design.The experimental results show that the proposed scheme can achieve a variety of simulation algorithms based on 2D convolution on the FPGA platform,and improve the processing efficiency while ensuring the treatment effect.
作者 周先春 郭亮可 邹宇 朱雯 ZHOU Xianchun;GUO Liangke;ZOU Yu;ZHU Wen(School of Electronic and Information Engineering,Nanjing University of Information Science and Technology,Nanjing 210044,China;Jiangsu Collaborative Innovation Center of Atmospheric Environment and Equipment Technology,Nanjing University of Information Science and Technology,Nanjing 210044,China)
出处 《现代电子技术》 2021年第4期17-22,共6页 Modern Electronics Technique
基金 国家自然科学基金项目(11202106) 国家自然科学基金项目(61302188) 江苏省“信息与通信工程”优势学科建设项目 江苏高校品牌专业建设工程资助项目。
关键词 图像处理 二维卷积滤波器 系统设计 Shift⁃RAM构建 映射算法 结果分析 image processing 2D convolution filter system design Shift⁃RAM construction mapping algorithm experiment analysis
  • 相关文献

参考文献6

二级参考文献40

  • 1朱立新,王平安,夏德深.非线性扩散图像去噪中的耦合自适应保真项研究[J].计算机辅助设计与图形学学报,2006,18(10):1519-1524. 被引量:12
  • 2高展宏,王强.多媒体处理FPGA实现-systemGenerator篇[M].北京:电子工业出版社,2010:71-72.
  • 3冈萨雷斯.数字图像处理[M].3版.北京:电子工业出版社,2011.
  • 4Parhi K K.VLSI Digital Signal Processing Systems:Design and Implementation[M].New York:John Wiley & Sons,2007 237-275.
  • 5Parker D A and Parhi K K.Low-area/power parallel FIR digital filter implementations[J].Journal of VLSI Signal Processing Systems for Signal,Image and Video Technology,1997,17(1):75 92.
  • 6Acha J I.Computational structures for fast implementation of L-path and L-block digital filters[J].IEEE Transactions on Circuits and Systems,1989,36(6):805-812.
  • 7Cheng C and Parhi K K.Hardware efficient fast parallel FIR filter structures based on iterated short convolution[J].IEEE Transactions on Circuits and Systems Ⅰ:Regular Papers,2004 51(8):1492-1500.
  • 8Cheng C and Parhi K K.Further complexity reduction of parallel FIR filters[C].Proceedings of IEEE International Symposium on Circuits and Systems,Kobe,2005:1835-1838.
  • 9Cheng C and Parhi K K.Low-cost parallel FIR filter structures with 2-stage parallelism[J].IEEE Transactions on Circuits and Systems Ⅰ:Regular Papers,2007,54(2):280-290.
  • 10Aktan M,Yurdakul A,and Dundar C.An algorithm for the design of low-power hardware-efficient FIR filter[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2008 55(6):1536-1545.

共引文献28

同被引文献47

引证文献5

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部