期刊文献+

一种阵列式版图布局的低温度系数CMOS带隙基准电压源 被引量:3

A Low Temperature Coefficient CMOS Bandgap Reference Voltage Source with Transistor-Array Layout
下载PDF
导出
摘要 设计了一款低温度系数的自偏置CMOS带隙基准电压源电路,分析了输出基准电压与关键器件的温度依存关系,实现了低温度系数的电压输出。后端物理设计采用多指栅晶体管阵列结构进行对称式版图布局,以压缩版图面积。基于65 nm/3.3 V CMOS RF器件模型,在Cadence IC设计平台进行原理图和电路版图设计,并对输出参考电压的精度、温度系数、电源抑制比(PSRR)和功耗特性进行了仿真分析和对比。结果表明,在3.3 V电源和27℃室温条件下,输出基准电压的平均值为765.7 mV,功耗为0.75μW;在温度为-55~125℃时,温度系数为6.85×10~(-6)/℃。此外,输出基准电压受电源纹波的影响较小,1 kHz时的PSRR为-65.3 dB。 A self-bias CMOS bandgap reference voltage source circuit with low temperature coefficient was designed.The dependence relationship of the output reference voltage and the temperature of the key devices was analyzed,and the voltage output with the low temperature coefficient was realized.In back-end physical design,a multi-finger transistor-array structure was used for symmetrical layout to compress the layout area.Based on 65 nm/3.3 V CMOS RF device model,the circuit and its layout were designed on Cadence IC platform.The precision of the output reference voltage,the temperature coefficient,the power supply rejection ratio(PSRR)and the power consumption characteristics were simulated and compared.The results show that under the conditions of 3.3 V power supply and 27℃room temperature,the average value of the output reference voltage is 765.7 mV,and the power consumption is 0.75μW.At the temperature of-55-125℃,the temperature coefficient is 6.85×10-6/℃.In addition,the output reference voltage is less affected by the power ripple,the PSRR is-65.3 dB at 1 kHz.
作者 王鹏飞 刘博 段文娟 张立文 张金灿 Wang Pengfei;Liu Bo;Duan Wenjuan;Zhang Liwen;Zhang Jincan(Electrical Engineering College,Henan University of Science and Technology,Luoyang 471023,China)
出处 《半导体技术》 CAS 北大核心 2021年第1期24-29,共6页 Semiconductor Technology
基金 国家自然科学基金资助项目(61704049,61804046) 河南省科技厅重点科技攻关项目(192102210087,202102210322)。
关键词 互补金属氧化物半导体(CMOS) 带隙基准电压源 低温度系数 亚阈值区 晶体管阵列版图 complementary metal oxide semiconductor(CMOS) bandgap reference voltage source low temperature coefficient sub-threshold region transistor-array layout
  • 相关文献

参考文献6

二级参考文献26

  • 1CONG Y,GEIGER R. A 1.5 V 14 bit 100-MS/s Self-calibrated DAC [ J ]. IEEE J. Solid-State Circuits, 2003,38 (12) :2 051-2 060.
  • 2VAN DER PLAS G, VANDENBUSSCHE J, SANSEN W, et al. A 14 bit Intrinsic Accuracy Q2 Random Walk CMOS DAC [ J ]. IEEE J. Solid-State Circuits. 1999.34 (12) : 1708-1718.
  • 3BASTOS J,MARQUES A,STEYAERT M,et al. A 12 bit Intrinsic Accuracy High-speed CMOS DAC [ J ]. IEEE J. Solid-State Circuits. 1998.33 (12) : 1 959-1 969.
  • 4LIN C. BULK K. A 10 b ,500 Msamples/s CMOS in 0. 6 mm^2 [J]. IEEE J. Solid-State Circuits. 1998.33 (12) : 1 948- 1 958.
  • 5MALCOVATIP P, MALOBERTI F, PRUZZI M, et al. Curvature Compensated BiCMOS Bandgap with 1 V Supply Voltage[ J]. IEEE J Solid-State Circuits, 2001,36 (7) : 1 076-1 081.
  • 6GUAN X K,WAN G A. A 3 V 110 μm 3.1 ppm/℃ Curvature Compensated CMOS Bandgap Reference[ C ]. IEEE ISCAS. Island of Kos, Greece. 2006 : 602-606.
  • 7MALLYA S, NEVIN J. Design Proeedures for a Fully Differential Folded Caseode CMOS Operational Amplifier. IEEE J. Solid- State Curcuits. 1989.24(6) :1 737-1 740.
  • 8MALCOVATI P, MALOBERTI F, PRUZZI M, et al. Curvature Compensated BICMOS Bandgap with 1 V Supply Voltage[ J ]. IEEE J. Solid State Circuits, 2001 ( 36 ) : 1 076-1 081.
  • 9吴蓉,张娅妮,荆丽.低温漂高PSRR新型带隙基准电压源的研制[J].半导体技术,2010,35(5):503-506. 被引量:10
  • 10张长春,吕超群,郭宇锋,方玉明,陈德媛,李卫.低温度系数高电源抑制比带隙基准源的设计[J].南京邮电大学学报(自然科学版),2013,33(2):117-121. 被引量:4

共引文献31

同被引文献33

引证文献3

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部