期刊文献+

阻抗分析仪转接夹具补偿算法研究 被引量:1

Research on Compensation Algorithm of the Transfer Fixture for Impedance Analyzer
下载PDF
导出
摘要 利用阻抗分析仪测量元件阻抗时,有时需要使用转接夹具,通常做法是先进行开路/短路校准后再测量元件阻抗,但这种方法在频率高于1 MHz时误差较大。因此,提出了用ABCD矩阵建立转接夹具补偿算法模型,并推算出采用开路/短路/标准负载校准的误差计算公式。对1Ω~10 kΩ的多个四端对高频电阻标准器的测试表明,修正后结果与参考值的差异在0.00%~1.4%,优于开路/短路校准后直接测量的0.01%~4.2%。 When measuring the impedance of a component with an impedance analyzer,it is sometimes recessary to use a transfer fixture.The usual practice is to calibrate the component first and then measure the impedance of the component,but this method has a larger error when the frequency is higher than 1 MHz.Therefore,a ABCD matrix is used to establish the compensation algorithm model of transfer fixture,and the error calculation formula of open circuit/short circuit/standard load calibration is calculated.The test of multiple four ends of 1Ω~10 kΩfor high frequency resistance standard device shows that the difference between the modified result and the reference value is between 0.00%~1.4%,which is better than the 0.01%~4.2%measured directly after open/short calibration.
作者 赵敏 丁翔 ZHAO Min;DING Xiang(CEPREI,Guangzhou 510610,China)
出处 《电子产品可靠性与环境试验》 2021年第1期69-73,共5页 Electronic Product Reliability and Environmental Testing
关键词 转接夹具 元件阻抗 ABCD矩阵 补偿算法 transfer fixture element impedance ABCD matrix compensation algorithm
  • 相关文献

参考文献4

二级参考文献25

  • 1谢鸣,孟东林,黄攀,高小殉,吴钒.1~18 GHz功率通量密度标准的研究[J].计量学报,2009,30(4):354-357. 被引量:5
  • 2冯巍巍,王幼林,祝宁华.微波网络分析仪校准过程中校准方程的选择[J].计量学报,2006,27(3):269-272. 被引量:4
  • 3PMit Ajoy K and Anheier Walter. Reduced order long interconnect modeling. Proc. of 15^th GI/GMM/ITG Workshop on Testmethoden und ZuverLasigkeit von Schaltungen und Systemen, 23-25, Timmendorfer Strand, Germany, 23.03.2003 - 25.03 2003: 42-47.
  • 4Palit Ajoy K and Anheier Walter. Estimation of signal integrity loss through reduced order interconnect model. Proc. IEEE-SPI, Siena, Italy, 2003: 163-166.
  • 5Palit Ajoy K and Anheier Walter. Test pattern generation based on predicted signal integrity loss through reduced order interconnect model. 16-ITG-GI-GMM-Workshop Testmethoden und Zuverl Sigkeit von Schaltungen und Systemen, Dresden, Germany, 29.02.2004-02.03.2004: 84-88.
  • 6Palit Ajoy K, Anheier Walter, and Meyer V. Modeling and analysis of crosstalk coupling effect on the victim interconnect using the ABCD network model. 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Cannes, France, 10-13. Oct. 2004: 174-182.
  • 7Palit Ajoy K, Anheier Walter, and Schloeffel J. A new, flexible and very accurate crosstalk fault model to analyze theeffects of coupling noise between the interconnects on signal integrity losses in deep submicron chips. Proceedings of 14th IEEE-Asian Test Symposium, Calcutta, India, 18.12.2005 - 21.12. 2005: 22-27.
  • 8BogatinEric著,李玉山译.信号完整性分析.电子工业出版社.2006.1:124-128.
  • 9Banerjee K and Mehrotra A. Analysis of on-chip inductance effects for distributed RLC interconnects. IEEE Trans. on CAD of Integrated Circuits and Systems, 2002, 21(8): 904-915.
  • 10闫润卿,李英惠.微波技术基础[M].北京:北京理工大学出版社,2008.

共引文献8

同被引文献3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部