基于FPGA的SRIO端点设计与实现

Design and Implementation of SRIO Endpoint Based on FPGA

为提高芯片间及板间互连的带宽、灵活性和可靠性,提出一种基于FPGA(field programmable gate array)的SRIO(serial rapid IO)端点的设计方法。介绍RapidIO的应用,对SRIO IP核及其参数设置进行分析,结合Xilinx提供的官方例程,编写用户逻辑,完成FPGA与DSP的高速通信,测试结果表明:该设计具有较高的带宽,有一定的参考价值。

In order to improve the bandwidth,flexibility and reliability of inter chip and inter board interconnection,this paper proposes a design method of SRIO(serial rapid IO)endpoint based on field programmable gate array(FPGA).Introduces the application of RapidIO,analyzes the SRIO IP core and its parameter setting,compiles the user logic with the official example provided by Xilinx,and realizes the high-speed communication between FPGA and DSP.The test results show that the design has a high bandwidth and a certain reference value.