期刊文献+

高压DC-DC控制器高效功率管驱动电路研究 被引量:1

Study on high efficiency power transistor drive circuit of high voltage buck DC-DC controller
原文传递
导出
摘要 针对高压降压DC-DC(直流转直流转换器)输入电压范围宽的特点,设计了驱动电路通过钳位电路设定高压的驱动电压,同时通过源极跟随提供驱动功率管开启的驱动电流.电路集成于一款40 V 0.18μm BCD(双极型晶体管、互补金属氧化物半导体和双扩散金属氧化物半导体)工艺的高压降压DC-DC控制器芯片中,测试结果表明:在200 kHz开关频率下空载功耗为4 mA;驱动功率管开启电压最高为14 V,当输入电压小于14 V时能够提供接近输入电压的驱动压差;PMOS(P型金属氧化物半导体)功率管栅极电压驱动速率在40 V/μs以上,NMOS(N型金属氧化物半导体)功率管栅极电压驱动速率在60 V/μs以上.驱动电路具有高驱动速度和高驱动电压差,以降低开关损耗及导通损耗. For the wide input voltage range of high-voltage step-down DC-DC,the high-voltage drive voltage was produced by the clamp circuit of the drive circuit proposed,and the on current of power transistor was provided by the source follower. The proposed circuit was integrated into a 40 V 0.18 μm BCD(bipolar,complementary and double-diffused metal oxide semiconductor)process high voltage step-down DC-DC controller. The test results show that the no-load power consumption is 4 mA at 200 kHz switch frequency.The maximum on voltage power transistor is 14 V.When the input voltage is less than 14 V,the drive voltage is close to the input voltage to maximize the drive voltage. The gate voltage switch rate of PMOS and NMOS power transistor are above 40 V/μs and 60 V/μs,respectively. The drive circuit has fast drive speed and high drive voltage to reduce switch loss and conduction loss.
作者 刘雨鑫 张云燕 曾丽娜 杜永乾 LIU Yuxin;ZHANG Yunyan;ZENG Lina;DU Yongqian(School of Electronics and Information,Northwestern Polytechnical University,Xi′an 710129,China)
出处 《华中科技大学学报(自然科学版)》 EI CAS CSCD 北大核心 2021年第3期29-33,共5页 Journal of Huazhong University of Science and Technology(Natural Science Edition)
基金 国家自然科学基金青年基金资助项目(61704139) 陕西省自然科学基金青年基金资助项目(2020JQ-203)。
关键词 功率管驱动 高压DC-DC控制器 导通损耗 开关损耗 开关速度 power transistor drive high voltage DC-DC controller conduction loss switch loss switch speed
  • 相关文献

参考文献4

二级参考文献30

  • 1艾俊华,何杞鑫,方绍华.半桥驱动器中高压电平位移电路的研究[J].电力电子技术,2005,39(1):109-111. 被引量:9
  • 2Kim S L, Jeon C K, Kim M H, et al. Realization ofrobust 600 V high side gate drive IC[C] // The 17th International Symposium on Power Semiconductor Devices and 1Cs Proceedings. Santa Barbara: IEEE, 2005: 143-146.
  • 3Routh K C, Jochum T A. Level shift circuit with common mode rejection: US, 5105099[P]. 1992-04-14.
  • 4Qiao M, Zhou X D, Zheng X, et al. A versatile 600 V BCD process for high voltage applications[C]//In- ternational Conference on Communications, Circuit and Systerms. Kokura: IEEE, 2007: 1248-1251.
  • 5Tam D C, Choi C. Reset dominant level-shift circuit for noise immunity: US, 5514981[P]. 1996-05-07.
  • 6王光,王安,王雪燕,等.一种抗噪声干扰的高端驱动电路:中国,N101917811A[P].2010-08-02.
  • 7KimJ J, Kim M H, Kim SL, et al. The new high voltage level up shifter for HVIC[C] // The IEEE 33rd Annual Power Electronics Specialists Conference. Cairns: IEEE, 2002: 626-630.
  • 8乔明,肖志强,方健,郑欣,周贤达,徐静,何忠波,段明伟,张波,李肇基.基于薄外延技术的高压BCD兼容工艺(英文)[J].Journal of Semiconductors,2007,28(11):1742-1747. 被引量:1
  • 9闫福军.宽电压输入反激式开关电源的研究[D].电子科技大学2010
  • 10( ) 巴索 (Basso,C.P.),著.开关电源SPICE仿真与实用设计[M]. 电子工业出版社, 2009

共引文献36

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部