期刊文献+

基于频率时效感知的混合内存写冷热页面调度

A Hybrid Memory Writing Cold and Hot Page Scheduling Based on Frequency Time Interval
下载PDF
导出
摘要 为了提高相变存储器和DRAM所组成混合内存中PCM的耐久性,减少页面在PCM上的写操作,通过一个新公式结合写访问频率的统计和最近写访问间隔对页面写冷热的影响,计算频率时效的写权值,并根据最近写频率和计算的频率时效权值来进行混合内存页面冷热页的调度。通过仿真分析比较,这种方法可以减少PCM页面的写次数。 In view of an improvement of the durability of PCM in the hybrid memory composed of PCM and DRAM,as well as a reduction of the page writing operation on PCM,a new formula is used to calculate the write weight value of frequency aging with the statistics of the write access frequency and the influence of the latest write access interval on the page writing heat and cold combined together,followed by a calculation of the hot and cold pages of the hybrid memory according to the latest write frequency and the calculated frequency aging weight.Based on the simulation analysis and comparison,it is verified that this proposed method helps reduce the number of PCM page writing.
作者 刘兵 汪令辉 张涛 陈友良 LIU Bing;WANG Linghui;ZHANG Tao;CHEN Youliang(School of Computer Science and Technology,University of Science and Technology of China,Heifei 230027,China;Department of Information Engineering,Tongling Vocational and Technical College,Tongling Anhui 244061,China;Tongling Nonferrous Metals Group Co.,Ltd.,Tongling Anhui 244000,China;China Academy of Safety and Science&Technology,Beijing 100012,China)
出处 《湖南工业大学学报》 2021年第3期74-79,共6页 Journal of Hunan University of Technology
基金 安徽省高校自然科学研究基金资助重点项目(KJ2020A0971) 安徽省高校质量工程基金资助项目(2018mooc222,2018mooc230)。
关键词 非易失存储器 相变存储 混合内存 页面写预测 non-volatile memory phase change memory hybrid main memory page write prediction
  • 相关文献

参考文献2

二级参考文献42

  • 1Nahas J, Andre T, Subramanian C, et al. A 4Mb 0.18m 1T1MTJ toggle MRAM memory [C]//Proc of IEEE Int Conf on Solid-State Circuits ( ISSCC 2004 ). Piscataway, NJ : IEEE, 2004: 44-512.
  • 2Lee B C, Ipek E, Mutlu O, et al. Architecting phase change memory as a scalable dram alternative[J]. ACM SIGARCH Computer Architecture News, 2009, 37(3): 2-13.
  • 3Bedesehi F, Resta C, Khouri O, et al. An 8Mb demonstrator for high-density 1.8 V phase-change memories [C]//Proc of IEEE Symp on VLSI Circuits, Digest of Technical Papers. Piseataway, NJ: IEEE, 2004:442-445.
  • 4Burr G W, Kurdi B N, Scott J C, et al. Overview of candidate device technologies for storage class memory [J]. IBM Journal of Research and Development, 2008, 52(4): 449-464.
  • 5Qureshi M K, Gurumurthi S, Rajendran B. Phase change memory: From devices to systems [J]. Synthesis Lectures on Computer Architecture, 2011, 6(4): 1-134.
  • 6Qureshi M K, Srinivasan V, Rivers J A. Scalable high performance main memory system using phase-change memory technology [J]. ACM SIGARCH Computer Architecture News, 2009, 37(3): 24-33.
  • 7Chen S, Gibbons P B, Nath S. Rethinking database algorithms for phase change memory [C/OL] //Proc of the 5th Biennial Conf on Innovative Data Systems Research (CIDR 2011). 2011: 21-31. [2013-03-10]. http://www. cidrdb. org/cidr2011/Papers/CIDR11_Paper3. pdf.
  • 8Lee B C, Ipek E, Mutlu O, et al. Architecting phase change memory as a scalabie dram alternative[J]. ACM SIGARCH Computer Architecture News, 2009, 37(3): 2-13.
  • 9Bheda R A. Energy efficient Phase Change Memory based main memory for future high performance systems [C] //Proc of IEEE on Int Green Computing Conf and Workshops (IGCC 2011). Piseataway, NJ: IEEE, 2011:1-8.
  • 10Lee B C, Ipek E, Mutlu O, et al. Phase change memory architecture and the quest for scalability [J]. Communications of the ACM, 2010, 53(7): 99-106.

共引文献21

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部