期刊文献+

基于MEMS电容式加速度计的闭环读出电路设计

Design of Closed-Loop Readout Circuit Based on MEMS Capacitive Accelerometer
下载PDF
导出
摘要 设计了面向圆片级封装的一种闭环加速度计读出电路。在基于电容式微加速度计结构的读出电路设计中考虑了寄生电容对整个系统的影响。用MATLAB SIMULINK对所设计的读出电路进行了建模仿真。在仿真过程中分析了噪声、圆片级封装与普通封装的寄生参数及实际工艺中流水结构的不对称性的影响并进行了比较。结果表明,所设计传感器及读出电路的非线性误差在量程±20 gn范围内小于0.5%;圆片级封装的稳定时间在2 ms,小于普通封装的稳定时间;基于圆片级封装的对称性梳齿结构的输出电压灵敏度为328 mV/gn。 A closed-loop accelerometer readout circuit for wafer-level packaging is designed.The influence of parasitic capacitance on the whole system is considered in the design of readout circuit based on capacitive microaccelerometer structure.The readout circuit is modeled and simulated by MATLAB SIMULINK.In the process of simulation,the influence of noise,parasitic parameters of wafer-level package and ordinary package and and the asymmetry of flow structure in actual process are analyzed and compared.The results show that the nonlinear error of the designed sensor and readout circuit is less than 0.5%in the range±20 gn;A stable time of 2 ms,for wafer level packaging;An output voltage sensitivity of a symmetrical comb structure based on a wafer-level package is 328 mV/gn.
作者 徐娇 张玉龙 杨中宝 吴次南 刘泽文 XU Jiao;ZHANG Yulong;YANG ZHongbao;WU Cinan;LIU Zewen(College of Big Data and Information Engineering,Guizhou University,Guiyang Guizhou 550025,China;Institute of Microelectronics,Tsinghua University,Beijing 100084,China)
出处 《传感技术学报》 CAS CSCD 北大核心 2021年第2期162-167,共6页 Chinese Journal of Sensors and Actuators
基金 国家级重点研发计划项目(2018YFB2002800)。
关键词 微加速度计 仿真模型 数学建模 不对称梳齿 圆片级封装 microaccelerometer simulation model mathematical modeling Unequal comb teeth wafer level encapsulation
  • 相关文献

参考文献2

二级参考文献15

  • 1Senturia S D. CAD challenges for microsensors microactuators and microsystems. Proceedings of the IEEE, 1998,86 : 1611
  • 2Lewis C P,Kraft M. Simulation of a micromachined digital accelerometer in SIMULINK and PSPICE. Proceedings of the 1996 UKACC International Conference on Control, Part 1,1996:205
  • 3Haase J, Bastian J, Reitz S. VHDL-AMS in MEMS design flow. Edited by Villar E, Mermet J. System Specification and Design Languages-Best of FDL'02,2003 : 51
  • 4The Institute of Electrical and Electronics Engineers. IEEE-SA Standards Board:IEEE Standard VHDL Analog and Mixed-Signal Extensions, 1999
  • 5Christen E, Bakalar K, Dewey A M. Analog and mixed-signal modeling using the VHDL_AMS language. 36th Design Automation Conference,New Orleans, 1999
  • 6Doboli A. Behavioral modeling for high-level synthesis of analog and mixed-signal systems from VHDL-AMS. IEEE Trans Comput-Aided Des Integr Circuits Syst,2003,22:1504
  • 7Coyitangiye L A,Grisel R. Modelling microelectronic devices using VHDL-AMS: applications and comparisons. Proceedings of the 2004 IEEE International Conference on Industrial Technology,2004,1:137
  • 8....http://www.ansoft. com. cn,,..
  • 9魏文畅,杨俊杰,蔡建立.基于小波变换的半软阈值参数算法研究[J].计算机工程与应用,2009,45(1):73-76. 被引量:18
  • 10周西峰,朱文文,郭前岗.基于渐近半软阈值函数的超声信号去噪方法[J].探测与控制学报,2011,33(2):35-39. 被引量:42

共引文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部