期刊文献+

AI芯片专利技术研发态势 被引量:7

The R&D Trend of AI Chip Patent Technology
原文传递
导出
摘要 近年来,人工智能在基础研究、技术研发和产业应用方面均取得了快速发展,也对计算芯片提出了新的需求和挑战。深度学习算法需对海量数据进行训练,对大规模并行计算能力有很高的要求,而传统计算架构无法支撑大规模计算需求,因此新架构的AI芯片得以迅速发展。文章以专利文献为分析对象,从专利态势、专利来源国/地区、专利申请人、高价值专利四个角度对AI芯片及GPU、FPGA、CPLD等分支领域专利进行分析,揭示全球AI芯片专利技术布局态势和竞争格局,以期为我国人工智能及AI芯片技术研发布局提供情报参考和支撑。 In recent years,Artificial Intelligence has made rapid progress in R&D and industrial application,which has also put forward new demands and challenges for computing chips.Deep learning algorithms need to train massive data and have a high requirement on the ability of large-scale parallel computing.However,the traditional computing architecture cannot support the demand of large-scale computing,so the AI chip of the new architecture develops rapidly.Taking patent literature as the analysis object,this paper analyzes the patents of AI chip,GPU,FPGA and other sub-fields from four perspectives,namely,patent situation,country/region of origin,patent applicant and high-value patent,to reveal the global AI chip patent technology layout situation and competition pattern,and provide reference and support for China’s Artificial Intelligence and AI chip technology research and development layout.
作者 王燕鹏 吕璐成 张博 赵亚娟 钱力 Wang Yanpeng;Lyu Lucheng;Zhang Bo;Zhao Yajuan;Qian Li(National Science Library,Chinese Academy of Sciences,Beijing 100190,China)
出处 《科学观察》 2021年第2期57-71,共15页 Science Focus
基金 “2019年产业技术基础公共服务平台项目—面向人工智能基础技术及应用的检验检测基础服务平台建设”(项目编号:2019-00893-1-1)项目研究成果之一。
关键词 AI芯片 专利分析 研发态势 GPU FPGA CPLD AI chip patent analysis R&D trend GPU FPGA CPLD
  • 相关文献

参考文献4

二级参考文献116

  • 1朱延娟,周来水,张丽艳.散乱点云数据配准算法[J].计算机辅助设计与图形学学报,2006,18(4):475-481. 被引量:97
  • 2Slimane-Kadi M, Brasen D, and Saucier G. A fast-FPGA prototyping system that uses inexpensive high-performance FPIC. Proc. 2nd Annual Workshop on FPGAs, Berkeley, 1994: 147-156.
  • 3Chinnery D and Keutzer K. Closing the Gap Between ASIC and Custom Tools and Techniques for High-Performance ASIC Design. Netherland: Kluwer Academic Publishers, 2002 157-158.
  • 4Altera Corporation. Hardcopy series handbook, http://www. altera.com.cn/literature/hb/hrd/hc_handbook.pdf, 2008, 9.
  • 5Kuon I and Rose J. Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26(2): 203-215.
  • 6Hamdy E and McCollum J, et al.. Dielectric based antifuse for logic and memory IC. International Electron Devices Meeting Technical Digest, San Francisco, 1988: 786-789.
  • 7Birkner J and Chan A, et al.. A very-high-speed field-programmable gate array using metalto-metal antifuse programmable elements. Microelectronics Yournal, 1992, 23(7): 561-568.
  • 8Birkner J and Chua H T. Programmable array logic circuit. U.S.Patent, 4124899, 1978.
  • 9Brown S and Rose J. FPGA and CPLD architectures. A tutorial. IEEE Design and Test of Computers, 1996, 12(2): 42-57.
  • 10Frohman-Dentchkowsky D. A fully-decoded 2048-bit electrically programmable MOS ROM. IEEE International Solid State Circuits Conference Digest of Technical Papers, Philadelphia, 1971: 80-81.

共引文献240

同被引文献73

引证文献7

二级引证文献26

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部