期刊文献+

基于四路ADC芯片交替采样的宽带信号采集系统设计 被引量:5

Design of a Sampling System Based on Four-Channel ADC Chip Time-Interleaved Sampling
下载PDF
导出
摘要 高速高精度大带宽的信号采集系统是宽带成像雷达的重要组成部分。针对单片高精度ADC的采样率无法满足大带宽成像雷达中频直接采样的问题,文中采用多路ADC芯片交替采样的方法,在保持采样精度不变的条件下提升系统采样率。设计了一种基于4片ADC12DJ3200交替采样的宽带信号采集系统,该系统中ADC单片采样率为3.4 GS·s^(-1),合成的总采样率为13.6 GS·s^(-1),量化位数12 bit。测试结果表明,在440 MHz到6140 MHz频率范围内,该系统的有效位大于7.2 bit,无杂散动态范围大于51 dB。 Signal sampling system with high speed,high precision and wideband is an important part of wideband imaging radar.For the problem that the sampling rate of single high-precision ADC chip cannot meet the direct intermediate frequency sampling of wideband imaging radar,the method of multiple ADC chips time-interleaved sampling is adopted in this study,which improves the sampling rate of the system under the condition of keeping the sampling accuracy unchanged.Four ADC12DJ3200 chips with a sampling rate of 3.4 GS·s^(-1) are used to design a wideband TIADC system with a total sampling rate of 13.6 GS·s^(-1),and the number of quantization bits is 12 bit.The test results show that in the frequency range of 440~6140 MHz,the effective number of bits and spurious free dynamic range of the system are more than 7.2 bit and 51 dB,respectively.
作者 雷雯 栗敬雨 LEI Wen;LI Jingyu(Naval Representative′s Office in Xiangtan,Xiangtan 411100,China;College of Advanced Interdisciplinary Studies, National University of Defense Technology,Changsha 410073,China)
出处 《电子科技》 2021年第9期30-35,共6页 Electronic Science and Technology
基金 国家自然科学基金(61571449)。
关键词 模数转换器 交替采样 宽带雷达 数字接收机 采集系统 电路设计 宽带信号 采样性能 ADC TIADC wideband radar digital receiver sampling system circuit design wideband signal sampling performance
  • 相关文献

参考文献4

二级参考文献36

  • 1张清洪,吕幼新,王洪,刘霖.多片ADC并行采集系统的误差时域测量与校正[J].电讯技术,2005,45(3):189-193. 被引量:12
  • 2宿绍莹.宽带实时频谱分析技术研究与实现[D].长沙:国防科学技术大学,2006.
  • 3Li Jing,Wu Shuangyi,Liu Yang,et al.A digital timing mismatch calibration technique in time-interleaved ADCs[J].Circuits and Systems II:Express Briefs,IEEE Transactions on,2014,61(7):486-490.
  • 4Chen V,Pileggi L.A 69.5 mW 20 Gsps 6b time-inter- leaved ADC with embedded time-to-digital calibration in 32 nm CMOS SOI[J].Solid-State Circuits,IEEE Journal of,2014,49(12):2891-2901.
  • 5Crivelli D,Hueda M,Carrer H,et al.A 40nm CMOS single-chip 50 Gb/s DP-QPSK/BPSK transceiver with e- lectronic dispersion compensation for coherent optical channels[C]// Digest of Technical Papers-IEEE Interna- tional Solid-State Circuits Conference.2012:328-330.
  • 6Zou Yuexian,Zhang Shangliang,Lim Y,et al.Timing mismatch compensation in time-interleaved ADCs based on multichannel Lagrange polynomial interpolation[J].Instrumentation and Measurement,IEEE Transactions on,2011,60(4):1123-1131.
  • 7Seo M,Rodwell M,Madhow U.Comprehensive digital correction of mismatch errors for a 400-Msamples/s 80-dB SFDR time-interleaved analog-to-digital converter[J].Microwave Theory and Techniques,IEEE Transactions on,2005,53(3):1072-1082.
  • 8Vogel C.The impact of combined channel mismatch effects in time-interleaved ADCs[J].Instrumentation and Meas- urement,IEEE Transactions on,2005,54(1):415-427.
  • 9Ferragina V,Fomasari A,Gatti U,et al.Gain and offset mismatch calibration in time-interleaved multipath A/D sig- nia-delta modulators[J].Circuits and Systems I:Regular Papers,IEEE Transactions on,2004,51(12):2365-2373.
  • 10Ponnuru S,Seo M,Madhow U,et al.Joint mismatch and channel compensation for high-speed OFDM receivers with time-interleaved ADCs[J].Communications,IEEE Transactions on,2010,58(8):2391-2401.

共引文献71

同被引文献39

引证文献5

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部