期刊文献+

基于写页面热度的混合内存页面管理策略 被引量:2

Hybrid-memory page management strategy based on write page popularity
下载PDF
导出
摘要 针对阻变存储器(RRAM)写延迟大的问题,提出一种基于写页面热度的混合内存页面管理策略,将写页面进行冷热区分,存于动态随机访问存储器(DRAM)上,减少RRAM上的写数量.在基准程序集PARSEC下对混合内存系统的性能进行测试与分析.结果表明,所提出的页面管理策略可以有效地提高系统性能. In order to solve the problem of high write latency of the resistive variable memory(RRAM),a hybrid-memory page management strategy based on write page popularity is proposed.It distinguishes the write pages by hot and cold,saves the hot-written pages on dynamic random access memory(DRAM),and reduces the number of writes on the RRAM.The performance of the hybrid memory system is tested and analyzed under the benchmark assembly PARSEC.The page management strategy proposed in this paper can effectively improve the system performance.
作者 杜娇 钱育蓉 张猛 赵京霞 张文冲 DU Jiao;QIAN Yu-rong;ZHANG Meng;ZHAO Jing-xia;ZHANG Wen-chong(School of Software,Xinjiang University,Urumqi 830008,China)
出处 《东北师大学报(自然科学版)》 CAS 北大核心 2021年第2期53-59,共7页 Journal of Northeast Normal University(Natural Science Edition)
基金 国家自然科学基金资助项目(61562086,61462079) 新疆维吾尔自治区教育厅项目(XJEDU2016S035) 新疆大学博士科研启动基金项目(BS150257) 新疆维吾尔自治区教育厅创新团队(XJEDU2017T002).
关键词 混合内存架构 非易失存储 阻变存储器 页面管理策略 hybrid memory architecture non-volatile memory resistive random access memory page management strategy
  • 相关文献

参考文献8

二级参考文献166

  • 1Lee S W, Park D J, Chung T S, Lee D H, Park S, Song H J. A log buffer-based flash translation layer using fully asso- ciative sector translation. ACM Transactions on Embedded Computing Systems (TECS), 2007, 6(3): 18.
  • 2Park D, Debnath B, Du D. CFTL: A convertible flash translation layer adaptive to data access patterns//Proceedings of the ACM SIGMETRICS International Conference on Meas- urement and Modeling of Computer Systems. New York, USA, 2010:365-366.
  • 3Ma D, Feng J, Li G. Lazyftl: A page-level flash translation layer optimized for nand flash memory//Proceedings of the 2011 International Conference on Management of Data (SIGMODll). Athens, Greece, 2011:1-121.
  • 4Graefe G. The five-minute rule twenty years later, and how flash memory changes the rules//Proceedings of the 3rd In- ternational Workshop on Data Management on New Hard- ware(DaMoN'07). New York, USA, 2007: 6.
  • 5Kgil T, Roberts D, Mudge T. Improving NAND flash based disk caches//Proceedings of the 35tb International Symposi um on Computer Architecture (ISCA ' 08). Beijing, China, 2008:327-338.
  • 6Kgil T, Mudge T. Flashcache: A NAND flash memory file cache for low power web servers//Proceedings of the 2006 International Conference on Compilers, Architecture and Synthesis for Embedded Systems(CASES'06). New York,USA, 2006:103-112.
  • 7Koltsidas I, Viglas S D. Flashing up the storage layer. Pro- ceedings of the VLDB Endowment, 2008, 1(1): 514-525.
  • 8Jung H, Shim H, Park S, Kang S, Cha J. Lruwsr: Integra- tion of LRU and writes sequence reordering for flash memory. IEEE Transactions on Consumer Electronics, 2008, 54(3): 1215-1223.
  • 9Ou Y, HOrder T, Jin P. CFDC: A flash-aware replacement policy for database buffer management//Proceedings of the 5th International Workshop on Data Management on New Hardware(DaMoN'09). New York, USA, 2009: 15-20.
  • 10Li Z, Jin P, Su X, Cui K, Yue L. CCF-LRU: A new buffer replacement algorithm for flash memory. IEEE Transactions on Consumer Electronics, 2009, 55(3) : 1351-1359.

共引文献69

同被引文献13

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部