期刊文献+

基于多核处理器的关联任务并行感知调度算法 被引量:6

Parallel Perceptual Scheduling Algorithm for Related Tasks Based on Multi-Core Processors
下载PDF
导出
摘要 关联任务在多核处理器上并行调度所产生的通信时延,会对任务调度长度和处理器利用率造成负面影响,为了改善多核系统对关联任务的处理性能,针对关联任务在多核处理器上的调度特点,提出一种并行感知调度算法。计算各任务与终点间的最长路径值,按照该值的降序来分配任务调度次序,在分配处理器内核时兼顾关联度和任务最早可执行时间,设置最佳匹配评价函数。实验结果表明,与busHEFT和DTSV算法相比,该算法具有更短的任务调度时延、更少的通信量以及更高的处理器利用率。 The communication delay caused by the parallel scheduling of related tasks on multi-core processors has a negative impact on the task scheduling length and processor utilization.In order to improve the performance of multicore systems in processing related tasks,this paper proposes a parallel perceptual scheduling algorithm based on the scheduling characteristics of related tasks on multi-core processors.The algorithm calculates the value of the longest path from each task to the end point,and assigns the tasks in descending order of the calculated value.The relation and the earliest execution time are both considered when assigning processor cores,and the best matching evaluation function is created.Experimental results show that this algorithm has fewer task scheduling delay,less communication traffic and higher processor utilization compared with busHEFT,DTSV and other algorithms.
作者 梁秋玲 张向利 张红梅 闫坤 LIANG Qiuling;ZHANG Xiangli;ZHANG Hongmei;YAN Kun(School of Information and Communication,Guilin University of Electronic Technology,Guilin,Guangxi 541004,China;Key Laboratory of Cognitive Radio and Information Processing,Ministry of Education,School of Information and Communication,Guilin University of Electronic Technology,Guilin,Guangxi 541004,China)
出处 《计算机工程》 CAS CSCD 北大核心 2021年第7期212-217,共6页 Computer Engineering
基金 广西云计算与大数据协同创新中心开放项目“大数据分布式存储与处理系统设计与实现”(YD1904) 广西研究生教育创新计划(2017YJCX22)。
关键词 多核系统 总线 关联任务 通信时延 任务调度 multi-core system bus related task communication delay task scheduling
  • 相关文献

参考文献7

二级参考文献29

  • 1刘怀,费树岷.基于双优先级的实时多任务动态调度[J].计算机工程,2005,31(18):16-18. 被引量:5
  • 2Kunle O K,Basem A N,Hammond L,et al.The Case for a Single-chip Multiprocessor[C]//Proc.of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems,New York.1996-10-02.
  • 3Tullsen D M,Eggers S J,Levy H M.Simultaneous Multithreading:Maximizing On-chip Parallelism[C]//Proc.of the 22nd Ann.Int'l Symp.on Computer Architecture.1995:392-403.
  • 4Kahle J A.Introduction to the Cell Multiprocessor[J].IBM Journal Res.& Dev.,2005,49(4/5):589-604.
  • 5Kongetira P.A 32-Way Multithreaded SPARC Processor[J].IEEE Micro,2005,25(2):21-29.
  • 6Barroso L A.Piranha:a Scalable Architecture Based on Single-chip Multiprocessing[C]//Proc.of Int'l Symp.on Computer Architecture.2000:165-175.
  • 7Kalla R.IBM Power5 Chip:A Dual-core Multithreaded Processor[J].IEEE Micro,2004,24(2):40-47.
  • 8McNairy C,Bhatia R.Montecito:A Dual-core,Dual-thread Itanium Processor[J].IEEE Micro,2005,25(2):10-20.
  • 9Hammond L.The Stanford Hydra CMP[J].IEEE Micro,2000,20(2):71-84.
  • 10Zhou Benhai, Qing Jianzhong, Lin Shukuan. Research on synthesis parameter real-time scheduling algorithm on multi- core architecture//Proceedings of the IEEE Control and Decision Conference. Guilin, China, 2009 : 5116-5120.

共引文献98

同被引文献52

引证文献6

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部