多工作模式的刷新成像系统

Multi-working mode refresh imaging system

为克服在轨单粒子翻转并实现灵活可靠的多工作模式,设计了基于Xilinx现场可编程逻辑器件和上海复旦微刷新芯片的刷新成像系统。使用单组菊花链结构的串行总线进行5组刷新成像单元串口控制,FPGA将接收到的数据内部转换后再对刷新芯片配置或重注。通过刷新使能信号控制刷新芯片是否加电,同时决定FPGA以主并工作方式从PROM加载还是从并方式在刷新芯片的控制下加载。通过控制电平设置,实现加载数据源的选择。在各供电电源完毕后,使用外部的复位信号对刷新芯片进行复位,满足刷新芯片复位后立即启动配置的时序要求。实验结果表明,以波特率625 kbit/s菊花链方式,传输单包204 byte的数据仅需0.3776 ms,远低于刷新串口所需的2.01 ms,可以进行多组的分时工作。采用少量单端控制信号结合菊花链串行总线的刷新成像系统,多种工作模式稳定可靠,具备设计灵活性和在轨可维护性。

In order to overcome the on-orbit single-event flip and realize flexible and reliable multiple working modes,a refresh imaging system based on Xilinx field programmable logic devices and refresh chip of Fudan Microelectronics group company limited is designed.Using a single set of daisy chain structure serial bus to control the serial port of 5 sets of refresh imaging unit,FPGA internally converts the received data and then configures or refills the refresh chip.The refresh enable signal is used to control whether the refresh chip is powered on,and at the same time decides whether the FPGA is loaded from PROM in the master and parallel mode or loaded under the control of the refresh chip in the parallel mode.Through the control level setting,the selection of the loading data source is realized.After each power supply is completed,the external reset signal is used to refresh the chip reset,meets the timing requirements of refreshing the chip to start configuration immediately after reset.The experimental results show that the transmission time of a single packet of 204 byte data is only 0.3776 ms with the baud rate of 625 kbit/s in daisy chain mode,which is much lower than the 2.01 ms required to refresh the serial port,and multiple groups of time-sharing work can be performed.The refresh imaging system using a small number of single-ended control signals combined with a daisy chain serial bus has a variety of working modes that are stable and reliable,with design flexibility and on-track maintainability.