期刊文献+

SiC MOS器件界面钝化研究进展 被引量:3

Research Advancement on Interface Passivation of SiC MOSFETs
下载PDF
导出
摘要 从氧化后退火处理、氮化处理、碳帽、钡夹层、淀积氧化物后退火处理五个方面介绍了碳化硅钝化工艺。通过改进钝化工艺可以有效降低界面态密度。针对这几种钝化工艺对SiC/SiO_(2)界面态密度的影响进行讨论,分析几种钝化工艺的优劣,并重点介绍了氧化后退火处理和氮化处理两种钝化方法。研究发现,NO氮化工艺能有效降低界面态密度,提高界面可靠性。该工艺适用于SiC MOS器件的制造。 The passivation technology of silicon carbide was introduced from five aspects:post-oxidation annealing treatment,nitriding treatment,carbon cap,barium sandwich and post-deposition annealing of oxide.The density of interfacial states could be effectively reduced by improving the passivation process.The influence of these passivation processes on the interface state density of SiC/SiO_(2) was discussed,and the advantages and disadvantages of these passivation processes were analyzed.The passivation methods of annealing and nitriding after oxidation were mainly introduced.Finally,it was found that NO nitrogen technology could effectively reduce the interface density and improve the interface reliability,and it was suitable for manufacturing SiC MOS devices.
作者 朱浩 张静 李鹏飞 袁述 ZHU Hao;ZHANG Jing;LI Pengfei;YUAN Shu(School of Information Science and Technology,North China University of Technology,Beijing 100144,P.R.China;Integr.Circ.Advanced Process Center(ICAC),Institute of Microelec.,Chinese Academy of Sci.,Beijing 100029,P.R.China)
出处 《微电子学》 CAS 北大核心 2021年第3期382-389,共8页 Microelectronics
基金 中国科学院微电子研究所所长基金(Y9SR03X002) 北京市自然科学基金面上项目(4182021)。
关键词 碳化硅 钝化 界面态密度 silicon carbide passivation interfacial density
  • 相关文献

参考文献3

二级参考文献12

  • 1MATSUNAMI H. Current SiC technology for power electronic devices beyond Si [J]. Microelec Engineer, 2006, 83(1)~ 2-4,.
  • 2TANAKA Y, OKAMOTO M, TAKATSUKA A, et al. 700 V 1.0 mΩ em2 buried gate SiC-SIT(SiC-BG- SIT) [J]. IEEE Elec Dev Lett, 2006, 27(11): 908- 910.
  • 3LI Y Z, PETRE A, ZHAO J H. 1.88 mΩ- cm2 1650 V normally on 4H-SiC TI VJFET [J]. IEEE Trans Elec Dev, 2008, 55(8) : 1880-1886.
  • 4VELIADIS V, SNOOK M, MCNUTT T, et al. A 2055 V (at 0. 7 mA/cm2) 24A (at 706W/cm2) nor- mally on 4H-SiC JFET with 6. 8 mm2 active area and blocking-voltage capability reaching the material limit[J]. IEEE Elec Dev Lett, 2008, 29(12): 1325-1327.
  • 5VELIADIS V, MCNUTT T, SNOOK M, et al. A 1680 V (at 1 mA/cm2) 54 A (at 780 W/cm2) normal- ly on 4H-SiC JFET with 0. 143 cm2 active area[J]. IEEE Elec Dev Lett, 2008, 29(10): 1132-1134.
  • 6M.Aketa. 2011 International Conference on Silicon Carbide and Related Materials Abstract Book .
  • 7H.Nakao,H.Mikami,H.Yano,T.Hatqayama,Y.Uraoka,T. Fuyuki. Mater.Sci.Forum . 2006
  • 8H.Yano,H.Nakao,T.Hatayama,Y.Uraoka,T.Fuyuki. Mater. Sci.Forurn . 2006
  • 9Y.Nakano. 2011 International Conference on Silicon Carbide and Related Materials Abstract Book .
  • 10T.Nakamura. International Electron Devices Meeting . 2011

共引文献3

同被引文献8

引证文献3

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部