期刊文献+

一种应用于CAN收发器的宽输入范围的迟滞比较器设计 被引量:3

Design of a hysteresis comparator with wide input range for CAN transceiver
下载PDF
导出
摘要 为了将CAN(Controller Area Network)总线上的-12~12 V的信号转化为0~5 V的串行数字信号,设计了一种应用于CAN收发器的宽输入范围的迟滞比较器。实现的方案是先使用电阻将电源和总线上的信号线性叠加得到5 V电压内的信号,再使用全差分放大器进行钳位,使用共模反馈稳定共模工作点,最后使用对尾电流进行温度补偿的内部正反馈的迟滞比较器比较得到数字信号。基于VIS 0.4μm BCD工艺,使用Hspice进行了仿真验证。仿真结果表明:电路能够将-12~12 V的电压比较得到正确的数字信号。在常温即25℃,TT工艺角下,迟滞门限为108.9 mV。在温度从-40℃~125℃变化时,迟滞门限电压变化小于9.16 mV,温度系数为0.0555 mV/℃。 A hysteresis comparator with wide input range for Controller Area Network(CAN)transceiver is designed to convert the-12~12 V signals on CAN bus into 0~5 V serial digital signals.The solution is to use resistance to linearly superimpose the signals on the power supply and bus to get the signals in the 5 V voltage,then use full differential amplifier to clamp,use common mode feedback to stabilize the common mode working point,and finally use the internal positive feedback hysteresis comparator that can compensate the temperature of the tail current to get the digital signal.Based on VIS 0.4μm BCD process,Hspice is used for simulation and verification.The simulation results show that the circuit can get the correct digital signal by comparing the voltage of-12~12 V.The hysteresis threshold was 108.9 mV at room temperature(25℃)and TT process corner.When the temperature changes from-40℃to 125℃,the change of hysteresis threshold voltage is smaller than 9.16 mV,the temperature coefficient is 0.0555 mV/℃.
作者 冯世勤 冯全源 Feng Shiqin;Feng Quanyuan(Institute of Microelectronics,Southwest Jiaotong University,Chengdu 611756,China)
出处 《电子技术应用》 2021年第7期52-56,共5页 Application of Electronic Technique
基金 国家自然科学基金重大项目(62090012) 国家自然科学基金重点项目(62031016,61831017) 四川省重点项目(2019YFG0498,2020YFG0282,2020YFG0452,2020YFG0028)。
关键词 迟滞比较器 宽输入范围 迟滞门限电压 温度补偿 全差分运算放大器 共模反馈 hysteresis comparator wide input range hysteresis threshold voltage temperature compensation fully differential operational amplifier common mode feedback
  • 相关文献

参考文献10

二级参考文献41

  • 1苏立,仇玉林.一种全差分增益提升运放的设计与建立特性优化[J].电子器件,2006,29(1):162-165. 被引量:4
  • 2何峥嵘.运算放大器电路的噪声分析和设计[J].微电子学,2006,36(2):148-153. 被引量:50
  • 3施敏,伍国钰.半导体器件物理[M].西安:西安交通大学出版社.2008:547-549.
  • 4LLOYD J,LEE Hae-Seung.A CMOS op amp with fully- differential gain-enhancement[J].IEEE Analog and digital signal processing, 1994,41 (3) : 241-243.
  • 5YUN Chiu,PAUL R.G,NIKOLIC B.A 14 b 12 MS/s CMOS pipeline ADC with over 100 dB SFDR[J].IEEE Journal of Solid- State circuits, 2004,38 (12) : 2139- 2151.
  • 6GERMANO N,PIERANGELO C,DANIEL S.A fully differential sample-and-hold circuit for high-speed applications [J].IEEE Journal of Solid-State Circuits, 1989,24(5): 1461-1465.
  • 7CHOKSI O,RICHARD L C.Analysis of switched-capacitor common-mode feedback circuit[J].IEEE Analog and digital signal processing, 2003,50(12) : 906-917.
  • 8CHOKSI O,RICHARD L C.Analysis of switch-capacitor commom-mode feedback circuit[J].IEEE Transactions on circuits and systems-2:Analog and digital signal processing 2003,50(12) : 906-917.
  • 9AMINZADEH H, DANAIE M, LOTFI R.Design of high- speed two-stage cascade-compensated operational amplifiers based on settling time and open-loop parameters[J].INTE- GRATION ;The VLSI journal 41(2008) : 183-192.
  • 10拉扎维,陈贵灿等编译.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003:75-77,.

共引文献34

同被引文献13

引证文献3

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部