期刊文献+

船载S波段测波雷达多带宽数字下变频设计 被引量:1

Design of multi-bandwidth digital down conversion of shipboard coherent S-band wave radar
下载PDF
导出
摘要 面对不同海况,船载S波段测波雷达数字接收机需要支持6种不同的基带采样速率和带宽。为了满足雷达各模块多功能一体化以及雷达系统对多速率多带宽的需求,提出了一种基于FPGA的多带宽数字下变频(DDC)方案,可根据接收机工作参数,动态加载适用于不同海况的抽取倍数和滤波器系数。通过坐标旋转数字计算法(CORDIC)实现了16级流水线数控振荡器(NCO)模块;对分布式算法(DA)进行改进,实现了全并行128阶FIR滤波器,并对DA通道进行时分复用;异步FIFO模块保证数据在跨时钟域无失真传输,并适当的对数据截位来节省硬件资源。最终结果表明基带I/Q信号频率准确,信噪比高达60 dB,满足设计目标和雷达使用需求,该结构可节省大量DSP乘法器和RAM资源,对DA结构时分复用后,可额外节省42.8%的查找表资源。数字下变频方案合理可行,可有效针对不同海况切换抽取倍数和滤波器系数,为后续基带信号处理器提供了稳定有效的数据来源,对雷达各模块多功能一体化具有重要参考意义。 Faced with different sea conditions, the shipboard coherent S-band wave radar digital receiver needs to support 6 different baseband sampling rates and bandwidths. In order to meet the multi-functional integration of radar modules and the radar system′s requirements for multi-rate and multi-bandwidth, an FPGA-based multi-bandwidth digital down-conversion(DDC)solution is proposed, which can dynamically load decimation multiples and filter coefficients according to the receiver operating parameters and suitable for different sea condition. A 16-stage pipeline numerically controlled oscillator(NCO)module is realized through the coordinate rotation digital computer(CORDIC);the distributed algorithm(DA)is improved to realize a fully parallel 128-order FIR filter, and the DA channel is time-division multiplexed;the asynchronous FIFO module guarantees that data is transmitted without distortion across clock domains, and the data is appropriately truncated to save hardware resources. The final result shows that the baseband I/Q signal frequency is accurate, and the signal-to-noise ratio is as high as 60 dB, which meets the design goals and radar requirements. This structure can save a lot of multipliers and RAM resources. After the DA structure is time-division multiplexed, it can save an additional 42.8% look-up table resource. The designed DDC is reasonable and feasible, which can effectively switch the decimation factor and filter coefficient according to different sea conditions, and provide a stable and effective data source for the subsequent baseband signal processor. This has important reference significance for the multi-functional integration of radar modules.
作者 吴思奇 赵晨 陈泽宗 Wu Siqi;Zhao Chen;Chen Zezong(School of Electronic Information.Wuhan University,Wuhan 430072,China)
出处 《电子测量技术》 北大核心 2021年第10期17-23,共7页 Electronic Measurement Technology
基金 国家重点研发计划项目(2016YFC1400504) 国家自然科学基金面上项目(61871296)资助。
关键词 数字下变频 分布式算法 时分复用 多速率多带宽 数控振荡器 digital down conversion distributed algorithm time division multiplexing multi-rate and multi-bandwidth numerically controlled oscillator
  • 相关文献

参考文献9

二级参考文献62

  • 1王学梅,吴敏.基于FPGA的分布式算法FIR滤波器的设计实现[J].世界电子元器件,2004(10):65-67. 被引量:6
  • 2梁学梅,徐建良,刘茉莉.16通道声纳浮标信号接收机设计[J].通信对抗,2006,25(3):54-57. 被引量:1
  • 3杨宏宇,姜鲁鹏,惠彬.基于FPGA的多通道数字信号下变频器设计[J].中国民航学院学报,2006,24(6):1-5. 被引量:4
  • 4CONSTANTINIDES George A, CHEUNG Peter Y K, LUK W. Optimum wordlength allocation [C]// 10th An- nual IEEE Symposium on Field-Programmable Custom Computing Machines. [S. 1.]. IEEE, 2002:219-228.
  • 5LEE Dong U, GAFFER Altaf Abdul, CHEUNG Ray C C, et al. Accuracy-guaranteed bit-width optimization [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006, 25(10): 1990- 2000.
  • 6CONSTANTINIDES G A, WOEGINGER G J. The com- plexity of multiple wordlength assignment [J]. Applied Mathematics Letters, 2002, 15(2): 137-140.
  • 7KINSMAN Adam B, NICOLICI Nicola. Bit-width alloca- tion for hardware accelerators for scientific computing using SAT-Modulo theory [J]. IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, 2010, 29 (3) : 405-413.
  • 8CARRERAS Carlos, LOPEZ Juan A, NIETO-TALADRIZ Octavio. Bit-width selection for data-path implementations [C]// Proceedings of the 12th International Symposium on System Synthesis. [S.1.]: [s.n.], 1999: 114-119.
  • 9MALLIK Arindam, SINHA Debjit, BANERJEE Prithvi- raj, et al. Low-power optimization by smart bit-width al- location in a system C-based ASIC design environment [J]. IEEE Transactions on Computer-Aided Design of In- tegrated Circuits and Systems, 2007, 26(3): 447-455.
  • 10Xu Changqing,Hu Saigui,Li Zhiping.A digital intermediate frequency receiver for inter-vehicle communications[C].In:Pro of the 2007 IEEE Intelligent Vehicles Symposium,Istanbul,2007:840-845.

共引文献36

同被引文献7

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部