期刊文献+

一种基于高肖特基势垒的高性能隧穿场效应晶体管 被引量:1

A High Performance Tunneling Field Effect Transistor Based on High Schottky Barrier
下载PDF
导出
摘要 为提升隧穿场效应晶体管的正向导通性能,有效降低晶体管的体积,根据TFET与SB MOSFET的结构优势提出一种基于高肖特基势垒的高性能隧穿场效应晶体管。提出带有等号形主控制栅的中央辅助控制栅结构,利用肖特基势垒来阻挡反向漏电流的同时,在导通机制上尽可能提高电子势垒的高度来减少热电子发射电流的产生。通过增大体硅与源漏电极接触面积提升正向导通电流,并且在体硅中间增加中央控制辅助栅极以阻挡反向泄漏电流。仿真实验结果表明该种设计实现了更好的器件特性。 In order to improve the forward conduction performance of tunneling field effect transistor and effectively reduce the size of the transistor,a high performance tunneling field effect transistor based on high Schottky barrier is proposed according to the structural advantages of TFET and SBMOSFET.A central auxiliary control gate structure with equal-sign-shaped main control gates is proposed.Schottky barrier is used to block reverse leakage current,and the height of electronic barrier is increased as much as possible in the conduction mechanism to reduce the generation of thermionic emission current.The forward conduction current is increased by increasing the contact area between the bulk silicon and the source and drain electrodes,and the central control auxiliary gate is added in the bulk silicon to block the reverse leakage current.Simulation results show that this design achieves better device characteristics.
作者 李鑫 刘溪 LI Xin;LIU Xi(School of Information Science and Engineering,Shenyang University of Technology,Shenyang 110870,China)
出处 《微处理机》 2021年第4期12-15,共4页 Microprocessors
关键词 肖特基势垒 等号形主控制栅 中央辅助控制栅 高导通电流 Silvaco TCAD仿真 Schottky barrier Equal-sign-shaped main control gate Central auxiliary control gate High conduction current Silvaco TCAD Simulation
  • 相关文献

参考文献2

二级参考文献10

  • 1Neil Weste and Kamran Eshraghian “Principles of CMOS VLSI Design: A Systems Perspective”, Addison Wesley Publishing Company, 1985.
  • 2G E. Moore "Cramming more components onto integrated circuits", Electronics Magazine, Vol. 38, April 19, 1965 pp. 114-117.
  • 3http://www.intet.com
  • 4J. D. Meindl “Low power microelectronics: Retrospect and prospect”, Proceeding of the IEEE, April 1995, pp. 619-635.
  • 5E.S. Yang "Microelectronics Devices", McGraw-Hill Inc., 1988
  • 6T. H. Ning "Silicon Technology Directions in the New Millennium", 2000 38 th Annual International Reliability Physics Symposium.
  • 7X. Tang, V. De and J. D. Meindl "Intrinsic MOSFET Parameter Fluctuations Due to Random Dopant Placement", IEEE Transaction VLSI Systems, December 1997, pp. 369- 376.
  • 8H.S. P: Wong,D. J. Frank, P.M. Solomon, C. H. Wann and J.J. Welser "Nanoscale CMOS", Proceedings of the IEEE, April 1999, pp. 537-570.
  • 9Y. Taur, D.A. Buchanan, W. Chen,D.J.Frank, K.E. Ismai, S.H. Lo, G. A. Sai-Halasz, S. J. Wind and H. S. Wong "CMOS Scaling into the Nanometer Regime", Proceedings of the IEEE, April 1997, pp.486-504.
  • 10R. Doering and Y. Nishi "Limits of Integrated-Circuit Manufacturing", Proceedings of the IEEE, March 2001, pp. 375-393.

共引文献4

同被引文献1

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部