期刊文献+

可重构分组密码指令集处理器自动映射方法研究 被引量:1

Research on Automatic Mapping Method of Reconfigurable Block Cipher Instruction Set Processor
下载PDF
导出
摘要 计算资源与寄存器资源分配是可重构处理器自动并行映射的重要问题,该文针对可重构分组密码指令集处理器的资源分配问题,建立算子调度参数模型和处理器资源参数模型,研究了分组密码并行调度与资源消耗之间的约束关系;在此基础上提出基于贪婪思维、列表调度和线性扫描的自动映射算法,实现了分组密码在可重构分组密码指令集处理器上的自动映射。通过可用资源变化实验验证算法并行映射的有效性,并对AES-128算法的映射效果做了横向对比验证算法的先进性,所提自动映射算法对分组密码在可重构处理中的并行计算研究有一定的指导意义。 The allocation of computing resources and register resources is an important issue for automatic parallel mapping of reconfigurable processors. In this paper, for the resource allocation of reconfigurable block cipher instruction set processors, an operator scheduling parameter model and processor resource parameter model are established, and the constraint relationship between the parallel scheduling of block ciphers and resource consumption is studied;Consequently, an automatic mapping algorithm based on greedy thinking, list scheduling and linear scanning is proposed to realize the block cipher atuomatic mapping on the reconfigurable block cipher instruction set processor. The experiment verifies the effect of the algorithm’s parallel scheduling under different resource constraints, and the contrast of AES-128 algorithm’s mapping effect is made to verify the progress of the algorithm, which obtains certain significance for the parallel computing research of block ciphers in reconfigurable processing.
作者 李盛 戴紫彬 LI Sheng;DAI Zibin(The PLA Information Engineering University,Zhengzhou 450001,China;Railway Police College,Zhengzhou 450053,China)
出处 《电子与信息学报》 EI CSCD 北大核心 2021年第9期2526-2533,共8页 Journal of Electronics & Information Technology
关键词 可重构分组密码指令集处理器 自动映射 资源分配 列表调度 线性扫描 Reconfigurable block cipher instruction set processor Automatic mapping Resource allocation List scheduling Linear scan
  • 相关文献

参考文献9

二级参考文献52

  • 1梁,周学功,王颖,彭澄廉.采用预配置策略的可重构混合任务调度算法[J].计算机辅助设计与图形学学报,2007,19(5):635-641. 被引量:12
  • 2Abnous A and Bagherzadeh N. Pipelining and bypassing in a VLIW Processor [J]. IEEE Trans. on Parallel and Distributed Systems, 1994, 5(6): 658-664.
  • 3Kessler R E. The alpha 21264 microprocessor [J]. IEEE Micro, 1999, 19(2): 24-36.
  • 4Ebeling C, Cronquist D C, and Franklin P. RAPID- Reconfigurable Pipelined Datapath[C]. The 6th International Workshop on Field Programmable Logic and Applications, Darmstadt, Germany, Sep. 23-25, 1996: 126-135.
  • 5Goldstein S C, Schmit H, and Budiu M, et al.. PipeRench: A reconfigurable architecture and compiler [J]. Computer, 2000, 33(4): 70-77.
  • 6Tseng J H and Asanovic K. A speculative control scheme for an energy-efficient banked register file [J]. IEEE Trans. on Computers, 2005, 54(6): 741-751.
  • 7Seznec A, Toullec E, and Rochecouste O. Register write specialization register read specialization: A path to complexity-effective wide-issue superscalar processors [C]. The 35th Annual IEEE/ACM International Symposium on Microarchitecture, Istanbul, Turkey, Nov. 18-22, 2002: 383-394.
  • 8Yu Xue-rong. Design and implementation of reconfigurable shift unit using FPGAs [C]. The 1st International Symposium on Pervasive Computing and Applications Proceedings. Urumchi, Xingjiang, China, August. 3-5, 2006: 543-545.
  • 9Lee Ming Hung, Hwang TingTing, and Huang Shi-yu. Decomposition of extended finite state machine for low power design [C]. The Design, Automation and Test in Europe Conference and Exhibition, Messe Munich, Mar.3-7, 2003: 1152-1153.
  • 10Kuo Wu-An, Hwang TingTing, and Wu A C-H. Decomposition of instruction decoder for low power design [C]. The Design, Automation and Test in Europe Conference and Exhibition, CNIT La Defese, Pairs, France, Feb.16-20, 2004, Vol.1: 664-665.

共引文献43

同被引文献7

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部