期刊文献+

基于JESD204B协议的多板卡同步采样设计与实现 被引量:1

Design and Implement of Synchronization Sampling on Multiple Boards Based on JESD204B Protocol
下载PDF
导出
摘要 针对越来越多的通道分布在多个板卡上的应用场景,设计了一种多板卡同步采样系统,并基于该系统提出一种多板卡相参时钟同步方法。该系统通过同步脉冲信号来替换系统参考时钟,减少了一半的时钟数量需求,简化了电路设计。硬件测试结果表明,模数转换(ADC)采样和通道同步性能均满足要求。 Aiming at the application scenario where more and more channels are distributed on multiple boards,a multi-board synchronous sampling system is designed,and a multi-board coherent clock synchronization method is proposed based on this system.The system replaces the system reference clock with a synchronous pulse signal,which reduces the number of clock requirements by half and simplifies the circuit design.The hardware test results show that the analog to digital conversion(ADC)sampling and channel synchronization performance can meet the requirements.
作者 孙磊 张松柏 SUN Lei;ZHANG Song-bai(The 723 Institute of CSSC,Yangzhou 225101,China)
出处 《舰船电子对抗》 2021年第4期104-107,共4页 Shipboard Electronic Countermeasure
关键词 多板卡 JESD204B 现场可编程门阵列 同步采样 multiple boards JESD204B field programmable gate array synchronous sample
  • 相关文献

参考文献8

二级参考文献26

  • 1张清洪,吕幼新,王洪,刘霖.多片ADC并行采集系统的误差时域测量与校正[J].电讯技术,2005,45(3):189-193. 被引量:12
  • 2顾敏剑.多波束比幅测向系统精度分析[J].舰船电子对抗,2007,30(3):70-73. 被引量:26
  • 3W C Black Jr,D A Hodges.Time interleaved converter arrays[J]. IEEE J. Solid-State Circuits, Dec.1980,15:1022~1029.
  • 4N Kurosawa, et al.Explicit analysis of channel mismatch effects in time-interleaved ADC systems[J].IEEE Transactions on Circuits and Systems Ⅰ: Fundamental Theory and Applications, March 2001,48:.261~271.
  • 5J Elbornsson,F Gustafsson,J-E Eklund.Blind adaptive equalization of mismatch errors in a time-interleaved A/D converter system[J].IEEE Transactions on Circuits and Systems I: Regular Papers, Jan. 2004,51:151~158.
  • 6Jin Huawen,E K F Lee.A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs[J].IEEE Transactions on Circuits and Systems Ⅱ: Analog and Digital Signal Processing, July 2000,47:603~613.
  • 7S M Jamal,Fu Daihong,M P Singh,et al.Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, Jan. 2004,51:130~139.
  • 8Pereira, J M D,Girao, P M B S,Serra, A M C.An FFT-based method to evaluate and compensate gain and offset errors of interleaved ADC systems[J].IEEE Transactions on Instrumentation and Measurement, 2004,53(2):423~430.
  • 9Pun, C K S,Wu, Y C,Chan, S C,et al.On the design and efficient implementation of the Farrow structure[J]. IEEE , Signal Processing Letters,2003,10(7):189~192.
  • 10JEDEC STANDARD. JEDEC solid state technolo- gy association,2012.7.

共引文献36

同被引文献7

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部