期刊文献+

高码率SOQPSK接收机的低时延解调和快速同步设计 被引量:3

Low-delay Demodulation and Fast Synchronization Design of High Bit Rate SOQPSK Receivers
下载PDF
导出
摘要 针对遥测信号——成形偏移正交相移键控的高码率接收时序设计难度大的问题,提出了一种低时延解调及其快速同步设计方案。结合互相关网格编码正交调制(Cross-Correlated Trellis Coded Quadrature Modulation,XTCQM)技术,提出了一种四进制维特比(Quaternary Viterbi,QViterbi)译码模型,相比现有方案译码时延降低了1/3。为降低同步捕获时长,针对XTCQM-QViterbi解调,设计了一种基于早迟门的符号定时和面向判决的载波相位联合同步方案。仿真结果表明,同步理想时XTCQM-QViterbi解调信噪比损失几乎可以忽略不计;恒定载波、定时相偏场景下,联合同步方案引起的信噪比损失约0.3 dB(误码率为10-5),捕获时间约为1000 T_(b)(T_(b)为比特周期)。该方案具有译码时延短、同步精度高、捕获快等优点。 For the difficulty of high bit rate reception for shaping offset quadrature phase shift keying(SOQSPK),a kind of telemetry signal,a low-delay demodulation along with the synchronization design scheme is proposed.By combining with cross-correlation trellis-coded quadrature modulation(XTCQM)technology,a quaternary Viterbi code(QViterbi)model is proposed,which reduces the decoding delay by 1/3.To reduce the capture time,a joint synchronization scheme combining timing synchronization scheme based on early and late gate symbol and decision-directed carrier phase synchronization scheme,is designed for XTCQM-QViterbi demodulation.Simulation results show that the signal-to-noise ratio(SNR)loss of XTCQM-QViterbi demodulation is almost negligible when synchronization is ideal,and SNR loss from joint synchronization is about 0.3 dB when the deviation of timing and carrier frequency is constant,while the capture time is about 1000 T_(b) where T_(b) is the bit period.The scheme has advantages of less time delay,high synchronization accuracy,and fast capture speed.
作者 赖鹏辉 夏国江 王岩 王世练 何山 LAI Penghui;XIA Guojiang;WANG Yan;WANG Shilian;HE Shan(School of Electronic Science,National University of Defense Technology,Changsha 410073,China;Beijing Astronautical Systems Engineering Institute,Beijing 100076,China;Unit 63768 of PLA,Xi'an 710600,China)
出处 《电讯技术》 北大核心 2021年第9期1124-1130,共7页 Telecommunication Engineering
基金 国家自然科学基金资助项目(61702536)。
关键词 遥测遥控 成形偏移正交相移键控 低时延解调 高码率接收机设计 telemetry and remote control SOQSPK low-delay demodulation high bit rate receiver design
  • 相关文献

参考文献4

二级参考文献31

  • 1晏蕾,余荣,梅顺良.全数字接收机中定时同步算法和实现[J].电子技术应用,2005,31(12):45-47. 被引量:11
  • 2MENGALI U, ANDREA A N D. Synchronization Techniques for Digital Receivers[M]. New York: Plenum,1997.
  • 3MEYR H, MOENECLAEY M, FECHTEL S A. Digital Communication Receivers[M]. New York: Wiley, 1998.
  • 4GARDNER F M. A BPSK/QPSK timing-error detector for sampled receivers[J]. IEEE Trans Commun, 1986,34: 423-429.
  • 5GARDNER F M. Interpolation in digital modems-part I: fundamen- tals[J]. IEEE Trans Commun, 1993,41(3):501-507.
  • 6ERUP L, GARDNER F M, HARRIS R A. Interpolation in digital modems-part U: implementation and performance[J]. IEEE Trans Commun, 1993,41:998-1008.
  • 7GARDNER F M. Phaselock Techniques. (Third Edition)[M]. Hoboken, New Jersey: John Wiley & Sons, Inc. 2005.
  • 8SCIAGURA E, ZICARI E PERRI S. An efficient and optimized FPGA feedback M-PSK symbol timing recovery architecture based on the Gardner timing error detector[A]. IEEE 10th Euromicro Confer- ence on Digital System Design Architectures, Methods and Tools[C]. 2007. 102-108.
  • 9ZHANG J, WU N, KUANG J. High speed all digital symbol timing recovery based on FPGA[A]. IEEE 2005 International Conference on Wireless Communications, Networks and Mobile Computing Pro- ceedings [C]. 2005.1402-1405.
  • 10LIM D. A modified Gardner detector for symbol timing recovery of M-PSK signals[J]. IEEE Trans Commun, 2004,52( 10): 1643-1647.

共引文献40

同被引文献10

引证文献3

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部