期刊文献+

一种考虑电压岛边界约束的多电压布图算法 被引量:1

Multi-voltage floorplanning algorithm considering voltage islands boundary constraints
下载PDF
导出
摘要 多电压设计(multiple supply voltage,MSV)是降低SoC功耗的有效方法之一。为便于电压岛供电引脚的放置,提出了一种考虑电压岛边界约束的多电压布图算法。首先,基于切分树表示的布图解特点,提出一种边界检查算法快速确定所有模块的边界信息。其次,以优化功耗为目标采用改进动态规划方法进行多电压分配并构建电压岛。最后,以模拟退火算法作为搜索引擎对芯片的面积、线长和功耗进行协同优化。为减少SA迭代次数,采用了一个两阶段的降温策略。对GSRC电路的实验结果表明,该算法可获得满足边界约束的多电压布图,且和不考虑边界约束时相比,仅在功耗上平均增加5.2%。 MSV is one of the effective methods to reduce SoC power consumption.In order to facilitate the placement of power supply pins of each voltage island,this paper proposed a multi-voltage floorplanning algorithm considering voltage island boun-dary constraints.Firstly,based on the representation characteristics of slicing tree,this paper proposed a boundary checking algorithm to quickly determine the boundary information of all modules.Then,in order to minimize the power consumption,this paper used the improved dynamic programming method to assign voltage to each module and construct voltage islands.Finally,it took simulated annealing algorithm as search engine to optimize the chip area,wire length and power consumption simultaneously.In addition,to reduce iteration times,the SA algorithm adopted a two-stage cooling strategy.Experimental results on GSRC circuits show that the proposed algorithm can generate multi-voltage floorplan satisfying boundary constraints,and the power consumption increases only by 5.2%on average compared with that without considering boundary constraints.
作者 杨润萍 杜世民 俞牡丹 王超 Yang Runping;Du Shimin;Yu Mudan;Wang Chao(College of Science&Technology,Ningbo University,Ningbo Zhejiang 315300,China;Dept.of Information Science&Engineering,Ningbo University,Ningbo Zhejiang 315211,China)
出处 《计算机应用研究》 CSCD 北大核心 2021年第9期2705-2709,共5页 Application Research of Computers
基金 国家自然科学基金项目(61471211) 宁波市自然科学基金项目(2019A610080)。
关键词 多电压 布图规划 电压岛 边界约束 multiple supply voltage floorplanning voltage islands boundary constraints
  • 相关文献

参考文献2

二级参考文献37

  • 1徐宁,洪先龙,董社勤.BBL布局算法研究[J].计算机辅助设计与图形学学报,2004,16(9):1216-1219. 被引量:5
  • 2蔡懿慈,熊焰,傅静静,洪先龙.采用启发式方法放置去耦合电容的供电网络优化算法[J].计算机辅助设计与图形学学报,2006,18(4):513-518. 被引量:1
  • 3Adya S N and Markov I L.Fixed-outline foorplanning:enabling hierarchical design[J].IEEE Transactions on Very Large Scale Integration(VLS1)Systems,2003,11(6):1120-1135.
  • 4Chen Song and Yosihmura Takeshi.A stable fixed-outline floorplanning methodiC].Proceedings of the 2007 International Symposium on Physical Design,Austin,Texas,USA,2007:119-126.
  • 5Yan J Z and Chu Chris.DeFer:deferred decision making enabled fixed-outline floorplanning algorithm[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2010,29(3):367-381.
  • 6He Ou,Dong She-qin,and Bian Ji-nian.A novel fixed-outline floorplanner with zero deadspace for hierarchical design[C].IEEE/ACM International Conference on Computer-Aided Design,San Jose,California,USA,2008:16-23.
  • 7Lin Jai-ming and Hung Zhi-xiong.SKB-Tree:a fixed-outline driven representation for modern floorplanning problems[J].IEEE Transactions on Very Large Scale Integration(VLSI)Systems,2012,20(3):473-484.
  • 8Zhan Yong,Feng Yan,and Sapatnekar S S.A fixed-die floorplanning algorithm using an analytical approach[C].llth Asia and South Pacific Design Automation Conference,Yokohama,Japan,2006:771-776.
  • 9Cong Jason,Romesis Michail,and Shinnerl Joseph R.Fast floorplanning by look-ahead enabled recursive bipartition[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2006,25(9):1719-1732.
  • 10Hoo Chyi-shiang,Jeevan Kanesan,Antipathy Velappa,et al.PPTP:Pre-Post Terminal Propagation in modern fixed-outline soft module VLSI floorplanning design[C].Proceedings of the 10th IEEE International Conference on Semiconductor Electronics,Kuala Lumpur,Wilayah Persekutuan,Malaysia,2012:448-452.

共引文献8

同被引文献15

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部