期刊文献+

基于OPNET的片上网络路由算法的建模与仿真 被引量:1

Modeling and Simulation of On-Chip Network Routing Algorithm Based on OPNET
下载PDF
导出
摘要 随着电路集成程度的快速发展,集成电路中传输的数据量也随之增加。传统的传输总线受带宽不足的影响,传输延时明显增大,片上网络很好的解决了这一问题。片上网络路由算法的设计决定了片上网络的性能,对一种自适应性片上网络路由算法进行建模及仿真,来分析其性能指标。首先介绍了片上网络的发展与优势;然后提出了一种高效的自适应路由算法并对其进行了详细阐述;之后结合最常用的网络拓扑结构,应用OPNET仿真软件建立三层仿真模型;最后对上述模型进行仿真,观察在大量数据包涌入网络时,所提算法处理数据包选择路径的能力。在延时性能上,所建立的路由模型远远优于传统的确定性路由算法。 With the rapid development of circuit integration,the amount of data in the circuit also increases.The on-chip network can solve the problem of transmission delay caused by large data volume and insufficient bandwidth.The design of the on-chip network routing algorithm determines the performance of the on-chip network.This paper modeled and simulated an adaptive on-chip network routing algorithm to analyze its performance indicators.This paper first introduced the development and elaborates of the on-chip network,then proposed an efficient adaptive routing algorithm and elaborated it,and finally combined the most commonly used network topology,using OPNET simulate software to build a three-layer simulation model.The model was simulated to observe the ability of the algorithm to process data packet transmission when a large number of data packets flooded into the network.In terms of delay performance,the routing model established in this paper is far superior to the traditional deterministic routing algorithm.
作者 陈良昌 刘召军 张彦军 CHEN Liang-chang;LIU Zhao-jun;ZHANG Yan-jun(Key Laboratory of Instrumentation Science&Dynamic Measurement of Ministry of Education,North University of China,Taiyuan Shanxi 030051,China;Science and Technology on Electronic Test&Measurement Laboratory,North University of China,Taiyuan Shanxi 030051,China)
出处 《计算机仿真》 北大核心 2021年第8期248-252,313,共6页 Computer Simulation
基金 装备预研领域公开项目(61400030601)。
关键词 片上网络 路由算法 模型建立 仿真 NoC Routing algorithm Model establishment Simulation
  • 相关文献

参考文献6

二级参考文献60

  • 1高明伦,杜高明.NoC:下一代集成电路主流设计技术[J].微电子学,2006,36(4):461-466. 被引量:31
  • 2GUERRIER P, GREINER A. A generic architecture for onchip packet-switched [ C ] //Proc of Design Automation and Test in Europe Conf and Exhibition. Paris, France, 2000: 250-256.
  • 3HEMANI A, JANTSCH A, KUMAR S, et al. Network on chip : an architecture for billion transistor era [C]//Proc of the IEEE Norchip Conf. Turku, Finland, 2000: 166-173.
  • 4Burd Thomas D, Brodersen Robert W. Energy efficient CMOS microprocessor design//Proceedings of the 28th Annual Hawaii International Conference on System Sciences. Hawaii, USA, 1995, 1: 298-305.
  • 5Li J, Martinez J F. Power-performance considerations of par- allel computing on chip mutliprocessors. ACM Transactions on Architecture and Code Optimization, 2005, 2 (4): 397- 422.
  • 6Agerwala T, Chatterjee S. Computer architecture: Challen- ges and opportunities for the next decade. IEEE Micro, 2005, 25(3): 58-69.
  • 7Balasubramanian Srikanth. Power delivery for high perform- ance mieroprocessors//Proceedings of the 13th International Symposium on Low Power Electronics and Design (ISLPED'O8). Bangalore, India, 2008:239-240.
  • 8Zhu Dakai. Reliability-aware dynamic energy management in dependable embedded real-time systems. ACM Transactions on Embedded Computing Systems(TECS), 2010, 10(2): 26.
  • 9Chen Jian-Jia, Kuo Tei-Wei. Procrastination determination for periodic real-time tasks in leakage-aware dynamic voltage scaling systems//Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD). San Jose, Cali{ornia, USA, 2007:289-294.
  • 10Jejurikar Ravindra, Pereira Cristiano. Gupta Rajesh K. Leakage aware dynamic voltage scaling for real-time embeded systems//Proceedings of the Design Automation Conference (DAC). San Diego, California, USA, 2004:275-280.

共引文献26

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部