期刊文献+

基于0.13μm SiGe BJT工艺的25 GHz超宽带采样/保持电路 被引量:4

A 25 GHz Ultra-Wideband S/H Circuit Based on 0.13 μm SiGe BJT Process
下载PDF
导出
摘要 提出了一种基于0.13μm SiGe BJT工艺的超宽带采样/保持电路。采用辅助开关电路,优先对信号进行提前处理,提高了电路的线性度。采用全差分开环结构和多级级联输出缓冲器,有效减少了下垂率。在5 V电源电压和100 fF负载电容下,采用Cadence Spectre进行仿真分析。结果表明,在相干采样下,时钟频率为4 GHz;在高频18 GHz下,无杂散动态范围(SFDR)达63.99 dB,高频特性好。该电路的带宽达到25.1 GHz,适用于高速A/D转换器。 An ultra-wideband sampling/holding circuit was designed in a 0.13 μm SiGe BJT process. The auxiliary switching circuit was used to process the signal in advance, which improved the linearity of the circuit. The fully differential open loop structure and multi-stage cascade output buffer were adopted to reduce the sagging rate effectively. The simulation was performed by Cadence Spectre at 5 V supply voltage and 100 fF load capacitance. The results showed that the clock frequency was 4 GHz under coherent sampling. At high frequency of 18 GHz, the SFDR reached 63.99 dB, so the high frequency characteristics was good. The bandwidth of the circuit was up to 25.1 GHz. It was suitable for high speed A/D converters.
作者 杨潇雨 王永禄 孙伟 YANG Xiaoyu;WANG Yonglu;SUN Wei(College of Optoelec.Engineer.,Chongqing Univ.of Posts and Telecommun,Chongqing 400065,P.R.China;Science and Technology on Analog Integrated Circuit Laboratory,Chongqing 400060,P.R.China;The 24th Research Institute of China Electronics Technology Corporation,Chongqing 400060,P.R.China)
出处 《微电子学》 CAS 北大核心 2021年第4期461-465,共5页 Microelectronics
基金 模拟集成电路国家重点实验室基金资助项目(6142802180101)。
关键词 采样/保持电路 宽带 辅助开关 SiGe BJT工艺 sampling/holding circuit wide bandwidth auxiliary switch SiGe BJT process
  • 相关文献

参考文献5

二级参考文献13

  • 1RAZAVI B. Design of analog CMOS integratedcircuits[M].陈贵灿,程军,等,译.西安:西安交通大学出版社,2003:84-86.
  • 2CASCELLA D, AVITABILE G, CANNONE F, et al. A 2-GS/s 0. 35 m GeSi track-and-hold amplifier with 7-GHz analog bandwidth using a novel input buffer [C] // IEEE Int Conf Elec Circ Syst. Beirut, Lebanon. 2011. 113-116.
  • 3BOROKHOVYCH Y, SCHEYTT J C. 10 GS/s 8-bit bipolar THA in GeSi technology[C] // IEEE NORCHP. Lund, Sweden. 2011: 1-4.
  • 4VORENKAMP P, VERDAASI)ONK J P M. Fully bipolar, 120-Msample/s 10-b track-and-hold circuit [J]. IEEE J Sol Sta Circ, 1992, 27(7): 988-992.
  • 5PI.ASSCHE R. Integrated analog-to-digtal and digtial- to-analog converters [M]. Boston. Kluwer Academics Publishers, 1994: 58-59.
  • 6FIOCCHI C, GATTI, MALOBERTI F. Design issue on high-speed high-resolution track-and-hold in BiCMOS technology [J]. IEEE Proe Circ Dev Syst, 2000, 147(2): 100-106.
  • 7YILMAZ D, MALOBERTI F. Very high-speed BJT buffer for track-and-hold amplifiers with enhanced linearity [C]//IEEE Int Symp Circ Syst. Scottsdale, AZ, USA. 2002: 569-572.
  • 8BOROKHOVYCH Y, GUSTAT H, TILIACK B, etc al. A low - power, 10 GS/s track-and-hold amplifier in GeSi BiCMOS technology [C] // IEEE Int Sol Sta Circ Conf. San Francisco, CA, USA. 2005: 263-266.
  • 9张俊安,王永禄,朱璨,张正平.基于0.35μm GeSi-BiCMOS工艺的1 GSPS采样保持电路[J].微电子学,2010,40(1):11-15. 被引量:2
  • 10吕坚,李华,周云,王璐霞,蒋亚东.高性能CMOS采样保持电路的设计[J].微电子学与计算机,2010,27(3):140-143. 被引量:3

共引文献11

同被引文献24

引证文献4

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部