期刊文献+

一种CPU芯片功能自动测试平台的设计 被引量:3

Design of Automatic Test Platform for CPU Chip Functions
下载PDF
导出
摘要 针对CPU芯片的复杂性,芯片的自动化测试可节约测试时间,提高测试的准确度。设计了一种CPU芯片功能自动测试平台,该测试平台由待测CPU芯片、主控芯片和FPGA组成,主控芯片实现对待测电路的功能测试,FPGA负责协助处理,测试平台可实现CPU芯片的自动测试,测试结果通过串口输出表格化信息,便于观察测试结果与故障判断,弥补了测试机的不足。验证结果表明,该测试平台操作方便,可实现对复杂CPU的自动化测试,提高产品的测试效率。 For the complexity of the CPU chip,chip testing automated testing can save time,and improve accuracy of the test.An automatic test platform for CPU chip functions is designed.The test platform is composed of CPU chip,control chip and FPGA.The control chip realizes the function test of the circuit to be tested,and FPGA is responsible for assisting processing.The test platform can realize the automatic test for the CPU chip.The test results are output in tabular information through the serial port,which is convenient for observing the test results and fault judgment,and makes up for the lack of the test machine.The verification results show that the test platform is easy to operate,can realize automated testing of complex CPUs,and improve product testing efficiency.
作者 侯庆庆 刘凯 李文学 HOU Qingqing;LIU Kai;LI Wenxue(China Key System&IiUegrated Circuit Co.,Ltd.,Wuxi 214072,China;CETC Suntai Information Technology Co.,Ltd.,Wuxi 214063,China)
出处 《电子与封装》 2021年第11期9-13,共5页 Electronics & Packaging
关键词 测试平台 自动化测试 CPU芯片 testplatform automatedtesting CPUchip
  • 相关文献

参考文献8

二级参考文献32

  • 1熊志辉,李思昆,陈吉华,王海力,边计年.一种基于层次平台的SoC系统设计方法[J].电子学报,2004,32(11):1815-1819. 被引量:9
  • 2胡瑜,韩银和,李晓维.SOC可测试性设计与测试技术[J].计算机研究与发展,2005,42(1):153-162. 被引量:42
  • 3赵雪莲,杨新涛,李坤.一种CPU测试程序的开发方法与实现[J].国外电子测量技术,2006,25(2):37-41. 被引量:5
  • 4郭文彬,孙智权,赵不贿,徐雷钧.基于NiosⅡ的USB接口模块设计[J].微计算机信息,2006(10Z):278-279. 被引量:8
  • 5杨卫军,许化龙,訾向勇.基于1553B总线的嵌入式网络BBC设计与实现[J].微电子学与计算机,2007,24(1):63-65. 被引量:7
  • 6S Sarkar, S Chandar G,S Shinde. Effective IP reuse for high quality SOC design [ A ]. Proceedings of IEEE International SOC Conference[ C]. Washington DC: IEEE Computer Soci- ety,2005.217 - 224.
  • 7P R Femando, S Katkoori, D Keymeulen, R Zebulum,A Sto- ica. Customizable FPGA IP core implementation of a gener-al-purpose genetic algorithm engine [ J]. IEEE Transactions on Evolutionary Computation,2010,14(1) : 133 - 149.
  • 8A Deshpande. Verification of IP-Core based SoC' s[ A]. Pro- ceedings of International Symposium on Quality Electronic Design[ C]. Washington DC: IEEE Computer Society, 2008. 433 - 436.
  • 9M Nahvi, A Ivanov. Indirect test architecture for SoCtesting [J]. IEEE Transactions on Computer-Aided Design of Inte- grated Circuits and Systems,2004,23(7) : 1128 - 1142.
  • 10K George,C-I H Chen. Logic built-in self-test for core-based designs on system-on-a-chip[J].IEEE Transactions on In- saxtrnentation and Measttrement,2009,58(5) :1495 - 1504.

共引文献50

同被引文献45

引证文献3

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部