期刊文献+

基于热电耦合激励的TSV三维封装内部缺陷识别方法研究 被引量:4

Research on Internal Defect Recognition Method of TSV 3D Package Based on Thermoelectric Coupling Excitation
下载PDF
导出
摘要 由于硅通孔互连(Through Silicon Via,TSV)三维封装内部缺陷深藏于器件及封装内部,采用常规方法很难检测。然而TSV三维封装缺陷在热-电激励的情况下可表现出规则性的外在特征,因此可以通过识别这些外在特征达到对TSV三维封装内部缺陷进行检测的目的。文章利用理论与有限元仿真相结合,对比了正常TSV与典型缺陷TSV的温度分布,发现了可供缺陷识别的显著差异。分析结果表明,在三种典型缺陷中,含缝隙TSV与正常TSV温度分布差异最小;其次为底部空洞TSV,差异最大的为填充缺失TSV。由此可知,通过检测热-电耦合激励下的TSV封装外部温度特征,可实现TSV三维封装互连结构内部缺陷诊断与定位。 Since the internal defects of the through silicon via(TSV)three-dimensional package are hidden deeply inside the device and the package,they are difficult to be detected with conventional methods.However,TSV 3D packaging defects can show regular external characteristics under the condition of thermo-electric excitation.Therefore,TSV 3D packaging internal defect detection can be achieved by identifying these external features.In this paper,the combination of theory and finite element simulation were used to compare the temperature distribution of normal TSV and typical defective TSV,and significant differences were presented for defect identification.The analysis results show that among the three typical defects,the difference in temperature distribution between TSV with gaps and normal TSV is the smallest,the second is TSV with bottom cavity,and the largest difference is TSV with filling missing.It can be seen that by detecting the external temperature characteristics of the TSV package under thermo-electric coupling excitation,the internal defect diagnosis and location of the TSV threedimensional package interconnect structure can be realized.
作者 聂磊 黄一凡 蔡文涛 刘梦然 NIE Lei;HUANG Yifan;CAI Wentao;LIU Mengran(School of Mechanical Engineering,Hubei University of Technology,Wuhan 430000,CHN)
出处 《半导体光电》 CAS 北大核心 2021年第5期692-697,703,共7页 Semiconductor Optoelectronics
基金 国家自然科学基金项目(51975191,51805154)。
关键词 TSV 有限元仿真 缺陷检测 温度云图 TSV finite element simulation defect detection temperature cloud map
  • 相关文献

参考文献4

二级参考文献53

  • 1K. N. TU,TIAN Tian.Metallurgical challenges in microelectronic 3D IC packaging technology for future consumer electronic products[J].Science China(Technological Sciences),2013,56(7):1740-1748. 被引量:14
  • 2RAMM P,KLUMPP A,WEBER J,et al.3D integration technology:Status and application development[C]∥Proceedings of the ESSCIRC.Seville,Spain,2010:9-16.
  • 3KOYANAGI M,FUKUSHIMA T,TANAKA T.Highdensity through silicon vias for 3-D LSIs[J].Proceedings of the IEEE,2009,97(1):49-59.
  • 4GAGNARD X,MOURIER T.Through silicon via:From the CMOS imager sensor wafer level package to the3D integration[J].Microelectronic Engineering,2010,87(3):470-476.
  • 5ZHANG Y Z,DING G F,WANG H,et al.Optimization of innovative approaches to the shortening of filling times in 3D integrated through-silicon vias(TSVs)[J].Journal of Micromechanics and Microengineering,2015,25(4):045009.
  • 6International technology roadmap for semiconductors(2011edition)[EB/OL].[2015-06-10].http:∥www.itrs.net/Links/2011ITRS/2011Chapters/2011Interconnect.pdf.
  • 7LOU Y,YAN Z,ZHANG F,et al.Comparing through-silicon-via(TSV)void/pinhole defect self-test methods[J].Journal of Electronic Testing,2012,28(1):27-38.
  • 8HUANG L R,HUANG S Y,SUNTER S,et al.Oscillation-based prebond TSV test[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2013,32(9):1440-1444.
  • 9LEE HH S,CHAKRABARTY K.Test challenges for 3D integrated circuits[J].IEEE Design&Test of Computers,2009,26(5):26-35.
  • 10ALTMANN F,SCHMIDT C,BRANDS,et al.Failure diagnostics for 3D system integration technologies in microelectronics[J].ECS Transactions,2010,33(4):47-57.

共引文献12

同被引文献34

引证文献4

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部