期刊文献+

ASIC芯片上的载波恢复DSP算法设计与实现

Design and Implementation of Carrier Recovery DSP Algorithm on ASIC Chip
原文传递
导出
摘要 基于专用集成电路(ASIC)的光数字信号处理(ODSP)设计可以有效提高光传输芯片的传输容量.本文主要解决的问题对ASIC性能和资源进行权衡,实现具体场景下的DSP芯片的算法最优设计.首先我们对整个通信系统进行搭建,进一步讨论不同导频插入、不同插值算法、不同导频调制值以及导频样式对系统性能以及导频开销的影响,以RSNR代价<0.3dB为目标,设计了一套载波恢复算法,使得导频开销最小.此外,我们对系统性能和资源进行分析,利用Q学习算法构造性能和资源的综合代价函数,给出了一套自动优化位宽和实现性设计的方案,仿真结果表明采用Q学习算法可以迭代出可选的传输方案,并且迭代仿真结果也证明了Q学习结果的正确性. Optical digital signal processing(ODSP)design based on application specific integrated circuits(ASIC)can effectively increase the transmission capacity of optical transmission chips.The main problem to be solved in this paper is to weigh ASIC performance and resources to realize the optimal design of DSP.This paper discusses the impact of different pilot insertion,different interpolation algorithms,different pilot modulation values,and pilot styles on system performance.With the target RSNR<0.3dB,a carrier recovery algorithm is designed to minimize pilot expenses.In addition,system performances and resources are analyzed,and the Qlearning algorithm are used to design automatic optimization implementation.The simulation results show that the Qlearning algorithm can be iteratively obtained optional transmission scheme,and iterative simulation results also prove the correctness of Qlearning results.
作者 鲁信金 雷菁 施育鑫 孙艺夫 LU Xin-jin;LEI Jing;SHI Yu-xin;SUN Yi-fu(College of Electronic Science and Technology,National University of Defence Technology,Changsha 410000,China)
出处 《数学的实践与认识》 2021年第23期73-84,共12页 Mathematics in Practice and Theory
关键词 数字信号处理 载波恢复算法 导频 Q学习 digital signal processing carrier recovery algorithm pilot frequency Q learning
  • 相关文献

参考文献5

二级参考文献13

  • 1Friedl M, Irmler C, Pernicka M. Nucl lnstr Meth, 2009, A598:82-83.
  • 2Helmuth Spieler. Nucl Instr Meth, 2007, A581:65-79.
  • 3PCA9555. 16-bit I^2C and SMBus I/O port with interrupt. Philips Semiconductors, http://www.nxp.com/acrobat_ download/datasheets/PCA9555_7.pdf.
  • 4LVDS owners' manual. 2004, National Semiconductor,http://www.national.com/appinfo/Ivds/files/ownersmanual .pdf.
  • 5SN65LVDS047. LVDS QUAD differential line driver. Texas Instruments, http://focus.ti.com/lit/ds/symlink/ sn651vds047.pdf.
  • 6SN65LVDS048. LVDS QUAD differential line receiver. Texas Instrument, http://focus.ti.com/lit/ds/symlink/ sn651vds048.pdf.
  • 7SN65LVDS1. High-speed differential line driver. Texas Instruments, http:l/focus.ti.comllitlds/syrnlinkl sn651vdsl .pelf.
  • 8AD8131. Low cost high speed differential driver. Analog Devices,http://www.analog.com/static/imported-files/Data _Sheets/AD8131.pdf.
  • 9李洪伟,袁斯华.基于QuartusII的FPGA/CPLD设计.北京:电子工业出版社,2006.
  • 10张雄伟,DSP芯片的原理与开发应用,2000年

共引文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部