期刊文献+

基于DRAM牺牲Cache的异构内存页迁移机制

DRAM-Based Victim Cache for Page Migration Mechanism on Heterogeneous Main Memory
下载PDF
导出
摘要 当海量数据请求访问异构内存系统时,异构内存页在动态随机存储器(dynamic random access memory, DRAM)和非易失性存储器(non-volatile memory, NVM)之间进行频繁的往返迁移.然而,应用于传统内存页的迁移策略难以适应内存页"冷""热"度的快速动态变化,这使得从DRAM迁移至NVM的"冷"页面可能在短时间内变"热"从而产生大量冗余的迁移操作.当前的相关研究都仅着眼于正在执行迁移的页面而忽视了等待迁移和完成迁移的页面,且判断"冷""热"程度的标准不一,使得冗余的迁移大量产生.因此,提出了一个基于DRAM牺牲Cache的异构内存页迁移机制(VC-HMM),使用非易失性存储器中工艺较为成熟的相变存储器(phase change memory, PCM),通过在DRAM和PCM之间增加一个由DRAM构成的小容量牺牲Cache将系统主存DRAM中变"冷"的页面迁移到牺牲Cache中,以避免主存页面在短时间内再次变"热"而造成的冗余迁移.同时,还使得迁回PCM的部分页面不需要写回,减少PCM存储单元的写入操作次数,延长PCM的使用寿命.另外,对于不同的工作负载,VC-HMM可以自适应设置迁移操作的参数,增加迁移的合理性.实验结果表明:与其他迁移策略(CoinMigrator, MQRA,THMigrator)相比,VC-HMM平均减少了至少62.97%的PCM写操作次数、22.72%的平均访问时延、38.37%的重复迁移操作以及3.40%的系统能耗. When massive data access heterogeneous memory systems, memory pages often migrate between DRAM and NVM. However, the traditional memory page migration strategy is difficult to adapt to the rapid dynamic changes among “hot” and “cold” memory pages. The “cold” pages just migrated from DRAM to NVM will become “hot” again, which results in a large number of redundant migrations, as well as false migrations. Previous related researches only focus on pages that are being migrated without paying too much attention to pages that in the migration waiting queue or that have been migrated. Therefore, this paper proposes a heterogeneous memory page migration mechanism based on DRAM-based victim Cache(VC-HMM) by adding a small capacity of victim Cache between DRAM and PCM. The “cold” pages will be migrated from DRAM to victim Cache. DRAM victim Cache can avoid redundant migrations caused by the main memory pages getting hot again in a short time. Meanwhile, some pages do not need to be written back to PCM that can reduce the number of write operations on PCM and extend the lifetime of PCM. In particular, VC-HMM can automatically update the execution parameters of migration for different workloads to increase the rationality of migration. Experimental results show that compared with other migration strategies(CoinMigrator, MQRA, THMigrator), VC-HMM reduces the average number of PCM write operations by 62.97%, the average access latency by 22.72%, the re-migration times by 38.37%, and the energy consumption by 3.40%.
作者 裴颂文 钱艺幻 叶笑春 刘海坤 孔令和 Pei Songwen;Qian Yihuan;Ye Xiaochun;Liu Haikun;Kong Linghe(School of Optical-Electrical and Computer Engineering,University of Shanghai for Science and Technology,Shanghai 200093;State Key Laboratory of Computer Architecture(Institute of Computing Technology,Chinese Academy of Sciences),Beijing 100190;School of Computer Science and Technology,Huazhong University of Science and Technology,Wuhan 430074;Department of Computer Science and Engineering,Shanghai Jiao Tong University,Shanghai 200240)
出处 《计算机研究与发展》 EI CSCD 北大核心 2022年第3期568-581,共14页 Journal of Computer Research and Development
基金 国家自然科学基金项目(61975124) 上海市自然科学基金项目(20ZR1428600) 上海市科技创新行动项目(20DZ2303500,20DZ2308700,19DZ2301100) 上海市数据科学重点实验室开放项目(2020090600003) 计算机体系结构国家重点实验室(中国科学院计算技术研究所)开放项目(CARCHA202111)。
关键词 VC-HMM 异构内存系统 DRAM牺牲Cache 内存页迁移 非易失性存储器 VC-HMM heterogeneous memory system DRAM based victim Cache memory page migration non-volatile memory
  • 相关文献

参考文献6

二级参考文献58

  • 1Qureshi M K, Gurumurthi S, Rajendran B. Phase change memory: from devices to systems[M]. San Rafael: Morgan & Claypool Publisher, 2011.
  • 2Fusion IO. The fusion-io difference[EB/OL]. [2015-05-06]. http://www.fusionio.com/load/- media-/lqaz4e/docsLibrary/FIO SSD Differentiator_ Overview.pdf.
  • 3Yang J, Minturn D B, Hady F. When poll is better than interrupt[C]//Conferenee on File and Storage Technologies (FAST). San Jose, CA, USA: USENIX, 2012: 25-32.
  • 4Nellans D, Zappe M, Axboe J, et al. Ptrim 0+ exists 0: Exposing new FTL primitives to applications[C]//The 2nd Annual Non-Volatile Memory Workshop (NVMW). La Jolla, CA, USA: UCSD, 2011: 17-17.
  • 5Prabhakaran V, Rodeheffer T L, Zhou L. Transactional flash[C]//Proceedings of the 8th USENIX Conference on Operating Systems Design and Implementation (OSDI). Berkeley, CA, USA: USEN1X, 2008: 147-160.
  • 6Ouyang X, Nellans D, Wipfel R, et al. Beyond block I/O: Rethinking traditional storage primitives[C]//Proceedings of the 17th IEEE International Symposium on High Performance Computer Architecture (HPCA). San Antonio, Texas, USA: IEEE, 2011: 301-311.
  • 7Lu Y, Shu J, Gun J, et al. LightTx: A lightweight transactional design in flash-based SSDs to support flexible transactions[C]//Proeeedings of the IEEE 31st International Conference on Computer Design (ICCD). Asheville, North Carolina, USA: IEEE, 2013:115-122.
  • 8Swanson S, Caulfield A M. Refactor, reduce, recycle: Restructuring the I/O stack for the future of storage[J]. Computer. 2013, 46(8): 52-59.
  • 9陆游游.闪存文件系统关键技术研究[D].北京:清华大学,2015.
  • 10Hewlett Packard Enterprise. StoreServ7450[EB/OL]. [2015-05-01]. http://www.hp.condhpinhdnewsroom/press.kits/2014/HPDiscover2014/3PAR.

共引文献44

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部