期刊文献+

基于有限元模拟的微铜柱互连点热失效分析 被引量:1

Thermal Failure Analysis of Micro-Copper Pillar Interconnect Solder Based on Finite Element Simulation
下载PDF
导出
摘要 采用有限元模拟法,研究了微铜柱互连点在热冲击载荷条件下的应变和应力,并分析了微互连点的裂纹生长情况。结果表明,封装结构最外侧的微互连点为最易失效互连点(关键互连点)。累积塑性应变能密度主要集中在芯片侧铜焊盘附近,且由外向内逐渐递减,这表明裂纹形成在芯片侧,并沿着焊盘由外向内扩展,最终贯穿整个互连点。试验结果与模拟分析一致,进一步验证了模拟结果对裂纹生长的分析的合理性。 The stress and strain of micro-copper column interconnect solder under thermal shock load were studied by finite element simulation method,and the crack growth of micro-copper column interconnect solder was analyzed.The results show that the interconnect solder located at the outermost of the packaging structure is the most vulnerable interconnect solder(key interconnect solder).The cumulative plastic strain energy density is mainly concentrated near the copper pad on the chip side,and gradually decreases from the outside to the inside,indicating that the crack is formed on the chip side,and expands from the outside to the inside along the pad,and finally runs through the entire interconnection solder.The experimental results are consistent with the simulation analysis,which further verifies the rationality of the simulation results for the analysis of crack growth.
作者 贾东生 李海柱 马玉琳 秦进功 田野 JIA Dongsheng;LI Haizhu;MA Yulin;QIN Jingong;TIAN Ye(Henan University of Technology,Zhengzhou 450000,China;Henan Costar Group Co.,Ltd.,Nanyang 473004,China)
出处 《河南科技》 2022年第5期41-44,共4页 Henan Science and Technology
关键词 微铜柱互连点 热循环 有限元分析 micro-copper pillar interconnection solder thermal cycle finite element analysis
  • 相关文献

参考文献3

二级参考文献18

  • 1盛重,薛松柏,张亮,皋利利.引线间距对QFP焊点的可靠性影响的有限元分析[J].焊接学报,2008,29(5):85-88. 被引量:9
  • 2张彩云,任成平.圆片级封装的凸点制作技术[J].电子工艺技术,2006,27(3):159-161. 被引量:3
  • 3Gallois-Garreignot S, Benzima N, Benmussa E, et al. Qualifiea-tion of bumping processes : experimental and numerical investiga- tions on mechanical stress and failure modes induced by shear test [ J ]. Microeleetronics Reliability, 2015, 55 (6) : 387 - 391.
  • 4Fiori V, Ewuame K A, Gallois-Garreignot S, et al. Numerical a- nalysis of thermo-mechanieal and mobility effects for 28 nm node and beyond: comparison and design consequences over bumping technologies [ J ]. Microeleetronies Reliability, 2014, 54 ( 4 ) : 764 - 772.
  • 5Chen K M, Wu C Y, Wang C H, et al. An RDL UBM structural design for solving ultralow-K, delamination problem of Cn pillar bump flip chip BGA packaging[ J]. Journal of Electronic Materi- als, 2014, 43( 11 ) : 4229 -4240.
  • 6Zimprieh P, Saeed U, Weiss B, et al. Constraining effects of lead-free sehter joints during stress relaxation [ J ]. Journal of E- lectronic Materials, 2009, 38 ( 3 ) : 392 - 399.
  • 7Tunga K, Sitaraman S K. Predictive model development for life prediction of pbga packages with SnAgCu solder joints[ J]. IEEE Tranctions on Components & Packaging Technologies, 2010, 33 (1):84-97.
  • 8Kim J W, Kim D G, Hong W S, et al. Evahmtion of solder joint reliability in flip-chip packages during accelerated testing [ J ]. Journal of Electronic Materials, 2005, 34( 12 ) : 1550 - 1557.
  • 9Chert K M. Ultra low-k die crack study for lead free solder bump flip-chip packaging[ J ]. Journal of Materials Science Materials in Electronics, 2011,22(8): 988-994.
  • 10Jhou J R, Tsai M Y, Wu C Y, eta/. Thermal stresses and de- formations of Cu pillar flip chip bga package : Analyses and meas- urements [ C ]//International Microsystems Paekaging Assembly & Circuits Technology Conference. IEEE, Taipel, Taiwan 2010:1-4.

共引文献6

同被引文献2

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部