期刊文献+

基于国产ADC芯片的TIADC系统时间误差自适应校准算法 被引量:12

TIADC system time error adaptive calibration algorithm based on domestic ADC chip
下载PDF
导出
摘要 武器及其测试系统的高精度与国产化是我们国家现在不得不面对的严峻问题,当数据采集系统的采样率达到GSPS量级时,目前的国产ADC芯片很难达到,因此在不降低采样精度的前提下,提出多片ADC进行阵列化采样的方法提高系统的采样率。针对TIADC系统存在的通道失配问题,提出了基于一阶统计量的自适应误差估计算法与改进Farrow时延滤波器的校正方法,并对4通道TIADC系统的时间误差估计提出新的估计策略。仿真与实验结果表明,该算法能够对时间失配误差进行精确估计,同时能够有效地抑制杂散分量,相比校正前的数据,无杂散动态范围提高20 dB,对解决高速高精度数据采集装备国产化问题具有重要的现实意义。 The high precision and localization of weapons and their test systems are the serious problems that our country has to face.When the sampling rate of the data acquisition system reaches the GSPS level,current domestic ADC chips are hardly applicable.Therefore,under the prerequisite of not reducing sampling accuracy,a method of array sampling with multiple ADCs is proposed to improve the sampling rate of the system.Aiming at the channel mismatch problem existing in TIADC systems,an adaptive error estimation algorithm based on first-order statistics and correction method of improved Farrow time delay filter is proposed,and a new estimation strategy for the time error estimation of the 4-channel TIADC system is proposed.Simulation and experiment results show that the algorithm can accurately estimate the time mismatch error and effectively suppress spurious components.Compared with the data before correction,the spurious-free dynamic range is increased by 20 dB.The proposed method has important practical significance for solving the localization issue of high-speed and high-precision data acquisition equipment.
作者 崔文涛 李杰 张德彪 薛璐瑶 Cui Wentao;Li Jie;Zhang Debiao;Xue Luyao(Science and Technology on Electronic Test&Measurement Laboratory,North University of China,Taiyuan 030051China)
出处 《仪器仪表学报》 EI CAS CSCD 北大核心 2021年第11期132-139,共8页 Chinese Journal of Scientific Instrument
基金 国家自然科学基金(61973280) 国家自然科学基金青年基金(62003316) 中国博士后基金(2019M661069)项目资助。
关键词 国产ADC芯片 时间交替采样 自适应校准 估计策略 拉格朗日插值 改进的Farrow延时滤波器 domestic ADC chip time interleaved sampling adaptive calibration estimation strategy Lagrangian interpolation improved Farrow delay filter
  • 相关文献

参考文献4

二级参考文献36

  • 1刘治宇,林茂六.一种新颖的两通道混合滤波器组的设计原理[J].仪器仪表学报,2006,27(2):145-148. 被引量:6
  • 2李竹,杨培林,行小帅.一种改进变步长LMS算法及其在系统辨识中的应用[J].仪器仪表学报,2007,28(7):1340-1344. 被引量:19
  • 3潘卉青 田书林.一种噪声情况下多通道时间延迟误差估计方法.仪器仪表学报,2008,29(4):252-255.
  • 4POULTON K, NEFF R, SETTRBERG B, etal. A 20GS/s 8 b ADC with a 1MB memory in 0. 18 ixm CMOS[C]. Proceeding of IEEE Int. Solid-State Circuits Conf. 2003 (2) : 318-496.
  • 5KHOINI-POORFARD R, JOHNS D A. Time-interleaved oversampling convertors [J]. Electron. Lett. , 1993, 29 (19) : 1673-1674.
  • 6PETRAGLIA A, MITRA S. Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer [ C ]. IEEE Trans. Instrum. Meas. 1991 , 40 (10) :831-835.
  • 7VOGEL C. The impact of combined channel mismatch effects in time-interleaved ADCs [ C]. IEEE trans. Instrum. Meas. ,2005,54(2) :415-427.
  • 8GUSTAVSSON M, TAN N N. A global passive sampling technique for high-speed switched-capacitor time-inter- leaved ADCs [ C ]. IEEE Transactions on Circuits and Systems-Ⅱ: Analog and Digital Signal Processing, vol. 47, no. 9,Sept. 2000:821-831.
  • 9KARLSSON-RUDBERG M. ADC offset identification and correction in DMT modems [ C]. Proc. of IEEE Interna- tional symposium on circuits and systems, 2000(4) :677- 680.
  • 10EKLUND J E, GUSTAFSSON F. Digital offset compensation of time-interleaved ADC using random chopper sampling [ C]. IEEE International Symposium on Circuits and Systems, 2000(3) : 447-450.

共引文献75

同被引文献89

引证文献12

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部