期刊文献+

视频压缩控制系统优化

Optimization of Video Compression Control System
下载PDF
导出
摘要 针对传统视频压缩控制方案存在的频繁读写数据占用大量系统总线带宽等弊端,对传统视频压缩控制系统进行优化。为了高效地对原始视频进行实时压缩,设计丢帧模块、数据预处理模块等模块;为了减少视频压缩IP核(Intellectual Property core,IP core)对外部双倍速率同步动态随机存储器(Double Data Rate SDRAM,DDR)的访问,降低总线带宽,设计了BLOCK转换模块。同时,设计了动态+静态的组合丢帧机制,增强了对不同DDR容量的适配性,提高整体系统性能。 In view of the disadvantages of the traditional video compression control scheme, such as frequent reading and writing of data and occupying a large amount of system bus bandwidth,this paper optimize the traditional video compression control system. To efficiently compress the original video in real time, frame dropping module, data preprocessing module, etc. are designed. In order to reduce the access of video compression IP core(Intellectual Property core) to external DDR(Double Data Rate SDRAM) and reduce the bus bandwidth, the BLOCK conversion module is designed. At the same time, a dynamic + static combined frame loss mechanism is designed to enhance the adaptability to different DDR capacities and improve the overall system performance.
作者 李拓 张贞雷 邹晓峰 刘同强 周玉龙 魏红杨 王贤坤 展永正 LI Tuo;ZHANG Zhenlei;ZOU Xiaofeng;LIU Tongqiang;ZHOU Yulong;WEI Hongyang;WANG Xiankun;ZHAN Yongzheng(State Key Laboratory of High-end Server&Storage Technology,Jinan 250101,China;Shandong Yunhai Guochuang Cloud Computing Equipment Industry Innovation Co.,Ltd.,Jinan 250101,China)
出处 《电视技术》 2022年第2期139-145,共7页 Video Engineering
基金 山东省重大创新工程项目(No.2019TSLH0125)。
关键词 视频压缩 丢帧机制 数据预处理 总线带宽 video compression frame drop mechanism data preprocessing bus bandwidth
  • 相关文献

参考文献3

二级参考文献17

  • 1夏宇闻.Verilog数字系统设计教程[M].北京:北京航空航天大学出版社.2009:1-5.
  • 2Omni Vision.OV7649/7149CMOS VGA(640X480)CAMERACHIPTM,Advanced Information Preliminary Datasheet(Version1.0)[Z].2003.
  • 3Philips Inc,The I2CBus Specification(Version2.1)[Z].2000.
  • 4吴厚航.深入浅出玩转FPGA[M].北京:北京航空航天大学出版社,2011:200-202.
  • 5KEITH J. Video demystified a handbook for the digital engi-neer fourth edition [ M]. Holand:Elsevier Inc. 2005.
  • 6Xilinx Inc. LogiCORE IP multiplier vll. 2 product specifica-tion. DS255 [M].MA USA:Xilinx Inc,2011.
  • 7Xilinx Inc. LogiCORE IP adder substracter vll. 0 productspecification. DS214 [ M]. MA USA;Xilinx Inc,2011.
  • 8Xilinx Inc. LogiCORE IP FIFO generator v8. 2 user guide.UG175 [M].MA USA:Xilinx Inc,2011.
  • 9龚向东,刘春平,黄虹宾,曾振兴.一种基于Nios Ⅱ软核的嵌入式图像采集处理系统设计[J].电子测量技术,2010,33(2):75-78. 被引量:10
  • 10焦文喆,翟正军,任岚昆.基于FPGA的图像数据采集卡及其驱动设计[J].国外电子测量技术,2010,29(3):56-59. 被引量:17

共引文献54

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部